COMPUTER ORGIANIZATION

m

## UNIT-1

→ TO have a Thorough understanding of the basic structure and operation of a digital computer

Digital computers -> The digital computer us a digital system that Performs various computational tasks. -> The word digital implies information in the computer is represented by variables that take a limited number of discrete ratues -> The first electronic digital computers developed in the Tate 1940s, were used primabily for numerical Computions. -> From the application the term digital computer has energed. In Practice, digital computers function more reliably if only two States are used. > Because human logic tends to bihasy ( true cor) False, Yes (or) No statements) -) Digital computers use the binary Number System, which has two digits 0 and 1. -> A Binary digit is called a bit. -> By using various coding techniques, groups of

bits can be made to represent not only binary numbers but also other discrete Symbols.

> such as decimal degits (or) (etters of the of 7 -> The group of bits are used to develop . complet Sets of instructions for Perhorming Various types of computations. -> Decimal humbes to employ the base logsten Binary numbers can be found by expanding Pt Pula a power series with a base of 2. For expansive Binary number 1001011 Quantity that can be converted to a decimal number by multiplying each bit by the base 2 1x2 + 0x2 + 0x2 + 1x2 + 0x22 + 1x2 + 1x2 = 75 -> A computer system is sometimes subdivided into two functional entities : hardwase and Software. -) The Hardware of the computer consists of an the electronic components and electromechanical devices that compaise the entity of the device. -> computer software consists of the Pristnichion tasks. > A sequence of instructions for the computer is called a Program. ) A computer system is compared of iss holdware and the system software available forits use. I The system software of a computer consist of a Collection of Programs whose purpose is to make more effective use of the computer. Scanned by CamScanner

0

2 I The Programs included in a systems Software package of the compation. as the operating systems. for en !! high level language program uses to softe paltialas data processity needs is an application program, but the Compiled that programs translates the high level larguage Program to machine language is a System program. > The customes who buys a computer system would need, in addition to the hardwore, any available software for effective operation of the computes Block Dlagnum of a digital computer Random- access memory (RAM) Central processing wit In Put - output Processor Dutput In put Device (IDP) Derice

Computer hardware

The hardwoore of the computer in wheatly divided into three matter Parts, as CPU -> contains an anithmetic and logic white for manipulating data, a number of registery for storing data and control circuits for fetching and executing instructions.

The memory of a computer contains storage for instructions and data. It is called a random-acces Memory (RAM) because the CPU Can access any location in memory at random and retrieve in binary information within a fixed interval of time.

The Input and output processor (Iop) contains electronic circuits for communicating and controlling the transition of information between the computer and the outside world.

The I/P and o/P denkes connected to the computer include Keyboards, Printers, telminal Magnetic disk drives conrected to the conspactes include and other communication dences. Basic operations of Hardware operations of a computer System -> Sometimes considered from three different Points of view, -> computer organization -> computer design > Computer Eachitecture.

Scanned by CamScanner

3 COMPUTER TYPES -Xet us dirst define the term digital computer or simplycomputer. -> In the Simplest terms, a contemporary computer is a fast electronic calculating machine that accepts digitized Poput information Processes it according to a list of internally Stoned Pristructions, and Produces the resulting output information. > The list of instructions is called a computer program and the internal Storage is called Computermemory. Many types of computers exist that differ coldely Po size, cost, computational Power and intended we. The Most common computers as the Personnal Computer, which has found wide use in homes, Schools and buissness. offices. It is the most common form of desktop computers. rad bel Stones Desktop computers have Procersing and Storage units visual display and andro output units, and a Keyboard that can all be located easily on a home or office desk. The Storage medica Proclude hard dists, CD-ROMS, and Ketter. Portable Notebook Computers are a compact Version of the Personal Computer with all of these components Packaged Prito a single with the size of a thin briefcase. in prince for the

Scanned by CamScanner

\* workstations with high resolution graphics Phase output capability, although Stu retaining the dimensions of desktop Computers, have significantly more computational Powers than Polsonal Computers \* Workstations are often used i'vs engineering applications, especially for interactive design work. Beyond workstations, a Trange of large and very powerdul computer Systems exist that are Called enterprise Systems and Servers at the low end of the sange, and Supercomputers at the high end. Enterprise systems, or maindrames, are used dor business data processing in medium to large corporations that require much more computing power) and storage Capacity than workstations can provide. servess Contain Sizable deutabase and storage units and are capable of handling large volume of requests to access the data. In Many Cases Servers cire widely accessible to the education, buissness and ferroney uses communities. The requests and responses are usually transported ever Internet communication facilities. Indeed, the Internet and its associated, Servers have become dominant worldwide Source of all types of Information. Scanned by CamScanner

11

rea compu S. -> The Internet communication facultitudes county 214 of a complex structure of high - speed fiber optic backbone links interconnected with broadcast cube and a telephone connections to Schools, businesses and homes. 12 -> Super computers are word used for the longe scale numerical Calculations required in applications Such as 00 Weather tone castily and aircraft design and simulation. 10 In enterprise systems, servers and supercomputers, 2 the durichional units, including multiple processors, may Y consists of a number of separate and after large units. > when it dealing with computer hardware it is customary to distinguish between in referred to as computer organization, Computes design and computes architecture. Computes architechere!-> It includes the Protoc Protoconation, formals, the Instruction set able techniques for addressing -) The architectual design of a computer mernory. system is concerned with the specifications of the various functional modules such as Processors and memories, and stoucturing them together into a computer System. d. Howarres 1100

VON NEUMAN ARCHITECTURE -) In 1946, John Voreuman developed the first computes aschitecture that allowed the computes to be Programmed by Codes restiduting in memory. PeriPherals CIOCE Memory CPU program In this program instructions were Stoned in themery. The Von Neumann as chitecture mostly widely used i'm madority of microprocessory. us Ina computer with Von Neumann . Asharrahart architecture, the CPU can be either reading an instruction or neading/ writing data from/ tothe Themory. Both cannot occus at the same time Since the instruction and data use the same signal pathways and Memoly. The Von Neumann aschitecture Consists 1 of three buses 3. Controlbus -1. Dartabus 2. Address bus

The Data bus

PeriPhereds. It is bidirectional. The cpu can read or write data in the periphered.

(6)

The Addressbus

The cpu uses the address bus to indicate which peripherals it wants to access and within each peripheral which specific register. The address bus is conidirectional.

Which it read by the Peripherals.

Control bus The bus cevories signals that are used to manage and synchronize the exchange between the CPU and its peripherals, as well as that indicates if the CPU wants to read or brite the Peripheral.

The main charactoristics of the Von Neumani architecture us that it only Posserses I Bus system.

The Same Bus Costeles, all the Protomoution exchanged between the crea and the PeriPherals Procluding the Prostruction Codes as well as the Bater Processed by the Cro.

 $(\Sigma')$ Harvard Architecture ALU Acount of K Instructul I The Hasvarde architecture is a computer Menton as chitechure with Physically Seperate storage and Signal Pathways of instructions and data. > The term orginated from the Harvard Mark 1 reputy velay based computer, withich Stored Prostructions on Punchede tale (24 bits wide) and date in electromechanical counters These easily marchines have donta Storage entitledy contained with in the Ceptral Procensing with, and provides no access to the instruction storage as data. Program needed to be loaded by an eperator; the Processor could not initialize itself. Bday Most Processors implement Such Seperate Signal Pathoalt for Pertormance reasons, but actually implement a modified Harvard architecture, So they can support tasks like loading a program from disk storage and then executily, t.

FUNCTIONAL UNITS A Computer consists of five functionally independent main parts: input, memory, arithmetic and logic wit, output and control units.



6

The Poput unit accepts the coded intormation from human operators, from electromechaniles devices such as Keyboards, or from other computers devices digital communication lines.

The Protomation received is either stored Ph the computer's memory for later reference or PmmedPodely used by the asithmetic and logic circuitry to perform the desired operations. The Proceeding Steps are determined

by a Program the Stored in the memory.

Scanned by CamScanner

2

)(

Ĉ

L

a sour > Finally, the results are sent back to the 1 Outside world through the output unit. -> All of these actions are coordinated by h -> These connections, which can be made for control whit. several ways, are descussed throughout > we refer the Arithmetic and logic circuits, In consunction with the main control circuits, as the Processor, and Popul and output equipment is offen Collectively referred to as the Input-output (I/o) unit -) To categorize this intomation as eithes Protruction or data. Instructions, or machine Instructions are explicit commandes that. & Grovesn the transfer of information within a computer as well as between the computer and its I/o devices. \* specify the alithmetic logic operations to be performed. > A List of instructions that Performs a task is culled a fooglam. usually the fragram is stored in the memory. -) The processos then fetches the Instructions that makeup the program from the memory, one after another, and Pextorms the desired operations. is the computer us completely controlled by the stored Program, except for Possible external Interruption by an operator or by I/o derives connected to the machine.

-> The term data, havenes is often used to mean any digital information. Within this definition of data, an entire program. An example ythis is the task of compiling a highlered language Program into a list of machine instructions Constituting a machine language Program, called the Obsect Program. The Source Program is the Input data to the Compiles Program which translates the source Program Porto a machine language Program. Alphanumerie C Chasaeters are also expressed in terms of bilary codes. Several Coding Schemes have been developed Two of the mostly widely used schemes are ASCII (American Standard Code for Intormation Interchange) which represented 7-bit code. EBCDIC - (Extended binary - coded Decimal Interchange code) eightbits are used to denote a character INPUT UNIT !-Computers accept coded intormation Through Poput units, which read the data. The most well Known input device ŝ Keyboasd,

letter or degit is automatically transrol thed \* wheneves a key us record, the coordy translated Proto its corresponding bitary code and transmitted ever a cause to eithes the memory or the Processon. Many other Kinds of Priput derices are available, including Joysticks, trackballs, and These are often used as grathic Mouse Input devices in consuscition with displays. Microphones can be used to a apture audites input which is then samplede and Converted into digital Codes for Storage and processing, Memory unit The function of the Memory curit is to Store programs and data. These are two classes of Storage, called Primary and secondary. -) Primaly Storage is a fast memory

that operates at electronic speeds -> Programs must be stored in the

memory while they are being executed.

8 \* The memory contrains a large number Dict of Semiconductor deviceo Storage cells, 26 each capable of Storing one bit of intomation. The These cells are rarely read or written as individual Cells but instead are processed in S groups of fisced Size Called words P, The number of bits in each word is often reffered to as the word lengthing C the computes Typical word length 5 rounge from 16 to 64 bits. The capacity of the memory prone factors that chagacterizes the Size of a computer. Small Machines have only a few tens of millions of words Medium A Large machines normally many tens or hundrades of millions of have words. Instructions and data can be Woitten into the memory or read out under the control of the prorozor.

\* Memory Ph which any location a 2 be reached that short and fixed amore of time after specifying its address Called RAM. # The time required to access one word us called the memory accels time. This time is fisced to access does independent of the location of the word being accersed. \* It typically ranges from a few Nanoselonds (ns) to 100 hs for Modern RAMUNITS of memory hierowschy of three or foullerely of Serviconductor RAM UNPHS with different speeds and sized. If The Small, fast RAM units called Caches. # The largest and slowest unit is referred as as the main memory. Although primary Storage is essential, it tends to be expensive. Thus additional cheaper, Secondary cheaper is used when kinge amounts of data and Many Programs have to be stored.

-ŀ \* A wide Selection of Secondary storage derices à available, Prohably magnetic des ks and tapes and Optical disks (CD-ROMS) > ARITHMETIC AND LOGIC UNIT : \* Many computes operations in ALU of the processor. \* Consider Example: - Sup Pose two numbers (accepted in the memory are to beadded. \* They are brought Phito the proceeder, and the actual addition is callied out by the ALU. \* Any other Aw operation; for example MultiPlication, division or comparison of numbers by bringing the required operandus into the \* They are stored in high speed Storage processos. el ments called registers. \* Fach registers can store one word If The Control and the asitmetic and of data. logic units are many times fasted than effes devices connected to a computer system. This enables a single processor to control as derices such as Keyboosds, dispays, magnetic and optical disks sensors and mechanical contralles

ć If The output unit us the counterpost of the Phy. OUTPUT UNIT'S \* Its function is to send Processed results to whit. the outside world. If the most familas device is Printer. \* Printers employ mechanical tompect head, Int Det Streams, or Photocopying techniques, as in lases printers, to perform the Printing. # It is possible to produce Printers capable of printing as many as 10,000 lines per minute. A Mechanical device but it Still. Very slow Comfared to the electronic speed toos of a process Some units Such as graphic desplays frontles whit . both an output function and an input function. CONTROL UNIT: State A state of the The memory, anithmetic and logic; and input and output while store and process phormation and Perform i'mput and output operations. The operations of these white must be coordinated in some way. This is the task of the control cent.

2 1 St. 1 St. 2

# I/o transfers, consisting of Proput and output operations are controlled by the instructions of I/o Programs. The devices involved and the intormation to be transferred. # The actual timing signals the transfers are generated

by the Control Circuits.

\* Data transtess between processes and the memory are also controlled by the Controlunit-through thminy signals.

I A large Set of control lines (wires) consider the Signals used for timing and synchronization of events: in all units.

The operation of a computer.

If the computer accepts intormation in the form of programs and data through an input whit and stores it in thememory.

& Intermention stored for the memory us fetched, under Program control, into an arithmetric and logicunit, where it is processed.

A processed Proformation leaves the computer through an output wit.

# All activities inside the machine are directed

by the control unit.

Basic Operational Concepts # The activity in a computer is gove by instructions. \* To Pertonn a given task, an appropriate Program Consists Of a list of instruction us stored in the memory. A Instructions are brought from the memory Puto the Procensos, which executes the specified operations \* Data to be used as operandes are also stored in the memory. 2 dines A typical Instruction may be Add LOCA, Rolenner a for maintaining and This Pristruction adds the oferand at memory location Locat no the Operand ince regulates in the processes, RO and Places the sum into Register RO. The original contents of Location LOCA are preserved, where as those of RO are overwritten. This instruction requires the Performance of Several Steps. First the Instruction is fetched from the memory ento the processor.

\* Next the operand at LOCA is followed and added to the contents of RO. Finally, the resulting sum is stored in \* The Preceding Add Protouction Combines a Register RO. memory access oferation with an ALV operation. In many Modern computers, these two types of operations are ŀ Performed by Seperate instructions for Performance reasons. \* The effect of the above instruction can be realized by two Protocotion Queue. Load LOCA, RI antents of memory location Loca Phose Processos Registers Pl. Print man matters countinters \* The second Phythickion adds the content of Register Ry and RO and Places the sum into RO, where as has Original contents of memory loca are Preserved # Franktos between the memory and the Processos are started by sending the additely of the memory locution to be accessed to the memory with and Pssuing the appropriate control signals. It the datas are then transferred to or from the memory. # It also show a few essential operationed details of the processory that have not been discussed yet.

& In adultion to the ALU what the Control 1 circuitry, the processos contains a number of regreters used for Several different Pusposes \* The Instruction register (IR) holdes the Rustructions that is currently being executed. A Its output is available to the control chraits which generates the timing signals that control the Various processing elements Involved in executing the Instanction. Memory MDR MAR control Fro Pro Cerson Ro PC R, IR AW Rn-1 ngeneral purpose registers

Scanned by CamScanner

At the Program Country (PC) is another Specialized register. It Keeps track of the execution of a Program.

\* It contains the memory address of the the next instruction to be fetched and executed ic

A During the execution of an instruction, the contents of the PC are updated to cossespond to the adianers of the next instruction to be executed.

\* The PC Points to the next instruction that us to be fetched from the memory. \* N-general purpose registers Ro through Rn-1

\* Finally two registers faccilitate Communication with the memory. These are the memory address register (MBR) and the Memory data register (MDR).

\* the MAR holds the address of the location to be accessed. The MDR consists the diasta to be written puto or read out the diasta to be written puto or read out of the address location.

and the second of the

4

2

3

of Let les consides some typical operation

\* Execution of the frogram starts when the Program.

If The Contents of the PC are transferred to the MAR and a Read control Signay is sent to the memory.

# After time sequined to access the memory clapses, the addressed word us read out of the memory and loaded into the MDR. Next the contents of the MDR are transformed to the TR.

\* A + this point, the Phatmeetron is ready to be decoded and executed.

# It the Instruction Privolves con operation to be performed by the ALU, Pt is necessary to obtain the required operands.

\* It on operand resides in the memory (it could also be in a general Purpose register) in the Processor), it has tobe totched by sending in the Processor), it has tobe totched by sending is assess to the MAR and initiating a Read Cycle. It when the operand has been read from the memory into the MDR, it is transformed from the MDR to the ALU.

Scanned by CamScanner

5

Bush

BUS STRUCTURES

\* we have discursed the function of Individual Parts of a computer.

13

\* To form an operating system, these Parts must be connected in some organizeduay. & These are many ways of doing this.

we consider Simplest and most common of these here. \* To acheive a reasonable speed of Operation, a computer must be organized so that all its units can handle one full word of

dieta ata given time. \* when a word of darta us transterred between units, au its birts are

transferred in parallel, that is + The bits are transferred simultaneally overmany wiver, or lines, one bit perline. \* A group of lines that serves as

as a connecting path of several devices is called

\* In addition to the lines that carry a 📾 bus. the data, the bus must have lines for address and control purposes.

If The Simplest way to inter connect functional units us to use a single bus.

Scanned by CamScanner

Ч

# All whits are connected no \* Because the bus can be use for only one transfer at a time, only two units can entirel actively use the bus at any giventime. \* Bus control lines are used to arbitrate multiple request for use of the bus. If The main virtue of the single bus structure is its low cost and its flexibility for attaching \* Systems that contain multiple buses Persipheral devices. acheive more concurrency in operations by allowing two or more transfers to be carried out at the same time. Input output Processos Memory Single bus Structure \* This leads to better performance but at an Increased Cost. \* The devices connected to a bus Vary widely in their speed of operations. Some dectromechanical devices Such as Keyboardy and printers, are relatively Slow.

# offices like magnetic or optioned disks 1 are considerably faster. \* Memory and Proceed as units operates at electronic speeds, making them the fastes \* Be cause all these devices must parts of a computer. communicate with each offer over a bus, an efficient transtes mechanism that is not constrained by the Slow devicer that can be levede to Smooth Out the dutherences in timing among processors, memories, and external devices is necessary. # A common approach is to Pnclude butter registers with the devices to hold the Information \* To fillustrate this technique, consides dusting transters. the transter of an encoded character from a Processos to a Chasacter Printer. of the processor sends the character over the bus to the printer butter. \* since the butter is an electronic register, this transfer requires relatively little time. If once the butter is loaded, the Printes can Start Printing without fusthes Entervention by the Processos.

\* The bus and the Processos are no longer needed and can be released for office activity.

It the Printer Continues Printing the chestacter in its butter Cend is not available for twitter transfers within the process is completed

I Thus, butter registers Smooth out timiling timing differences among Processors Memories and, I/o devices, They prevent a high speede Processors from being locked to a slow Dlodenice deuring a sequence of data transfers.

If this allows the processor to switch vapidly doom one denice to another, interweanly PHS processing activity with deute transfers Privolving Several I/o denices.

- CUBANANCA

Register Transfer language

\* A digital System is an interconnection of digital hardware modules that accomplish a speciesec information - Processing task.

\* Digital Systems Vary in SPZE and complexity from a few Integrated circuits to a complex of interconnected and Interfacing digital computers.

A Digital System design invasiably uses a modular approach.

\* The modules are constructed from Such digital components as regresters, decoders, arithmetic elements, and control logic.

# The Vasious modules are Interconnected with common data and control Paths to form a digital Computer system.

AT NO

MICRO operation !-

\* Digital modules are best detined by the registers they contain and the operations that are performed on the data Stored in them.

\* The operations executed on data Stored Pringisters are called on comperations.

# A micro operantions is an elementary Operation performed on the information stored in

one or more registers.

\* The result of the operation may replace the Previous binary Information of a register on may be transferred to another register

Examples

Shift, court, clear. and load.

It The registers that implement micro operations for examples, a counter with Parallel Load is capable of Per-forming the micro operations Procrement and load A bidirectional Shift register is capable of Performily the Shift right and shift left micro operation ) The Internal hardupple Organization of a digital computer is best detined by specifying. I. The set of registers it contains and their function. 2. The Sequence of micro operations Pertormed on the binary intormation Stored in the registers. 3. The control that Phitilates the sequence of microoperation \* It is possible to specify the sequence of microoperations in a computer by explaining every operations in words, but this procedure usually involves a lengthy descriptive explanation.

A It is more convenient to adopt a straider Suitable Symbology to describe the sequence of transfers between registers and the rasions arithmetic and logic micropperations associated with the transfers.

\* The use of Symbols Instead at a noovrative explanation Provides an organized C and concise mannes for listing the microoperations \* 0 Sequences Pin negisters and the control functions that Philtiate them. ce

The symbolic notation used to describe )e the micro operation transfers among registers is Called a regester transfes language. The term registes transtes" implies the aroutability of hardware logic circuits that can Perform a stated microoperation and transfer the result of the operation of to the same or another register. The word language "is borrowed from Programment, who apply this term to programming A Programing anguages is a Procedure tor writing symbols to specify a given computational Process Similarly a natural or language Such Process.

as English us a system for expressing in symbolic form the micro operation sequences. amongrhe regresters bfa digital module.

# It is a converient tool tor describility Interned organization of digital Computers in concert and precise manners. It can also be use to ta cilitate and precise manners. It also be use to ta cilitate the design process of digital systems. The register transfer larguage adopted here is believe to be as simple as possible, Sot &+ Should not take Very long to memorize. we will proceed to define Symbols for Various types ymillrooperations, and at the same the, describe associated hardware that can implement the stated micro operations. To specify the register transfers, the microoperations, and the control functions that describe the Internal hardware organization Of digital computers. Symbology in use can easily be l'eathed once this language has become familiar, for most of the differences between registes transfes languages consists of variation in detail rather than in overall Purpose.

REGISTER TRANSFER

X

\* Computer registers are designated. by Capital letters (sometimes followed by numerals) to denote the function of the register.

\* For example, the register that bolds an address for the memory unit is usually Called a memory address register and is designated by the hame MAR. \* other designation for registers are Pc (for Program counter), IR (for instruction register), and RI (for Processor register). The register), and RI (for Processor register). The individual the flops is an n-bit register are individual the flops is an n-bit register and starting from 0 in the right most # starting from 0 in the right most position and increasing the numbers bouard the

Block Diagram of register

Ri (a) Register R

lett.



(c) Numberingog bits (b) showing individual bits

PC(H) PC(L) (D) Divided into two Parets.

Scanned by CamScanner

3

7

# The Control Condition is terminated with a con It symbolipzes the requirement that the transfes faxCation operation be executed by the hardware only 94 P=1 # Every statement written Pro a register transfer notation implies a hardware construction transfer notation implies a hardware construction for implementing the transfer.

Transfer from BI to R2 when P=1



\* Register R2 has a load Enput that is activately by the control variable P. It is assumed that the control variable is synchronized with the same clock as the one applied to the i tegister.

If In the timing diagram, Pub activated in the control section by the rising edge of a clock Puble at time t.

# The next positive transition of the CLOCK at time ttl find the load Proput active and the desta inputs of R2 are then loaded into the requister in parallel. # p may go back to 0 at time t+1; Otherwise, the transfer will occur with every alock puble transition while Premains active. \* Note that the Clock is not included as a variable in the regreter transfer statements. + It is assumed that all transfers occur during a clock edge transition. \* Even though the control conduition Such as P becomes active Sust after timet, the actual transter doesnot occurs until the register us triggerede by the next positive transition of the Clock at time ttl.

Symbol	Description	Bramples
letters	Denotes a register	MAR, R2
(and numerals)	Dest of a register	R2(0-T), R2(L)
Parenthesed)	Denotesa rusi o	$R_2 \leftarrow R_1$
Arrow K	Denotes transfer of Internet	-
Comma,	Seperates two microperations	R2FRI, RIFR2

# Registers are denoted by capital letters, and numerals may follow the Letters. # parentheses are used to denote a

f parenting part of a register by Specifying the range of bits or by giving a symbol name to a Portion of a register.

Information and the direction of transfer of information and the direction of transfer A Comma is used to separate two or more operations that are executed at the same time.

The Statement

T: RZERI, RIER2

Denotes an operation that exchanges the contents of two regesters during one common ack Pulse provided that T=1. this simultaneous operation us possible with begisters that have edge triggerede flip-flops.
PERFORMANCE

\* The MOST impostant measure of the Pestormance of a computer is now quickly it can execute Programs.

A The Speed with which a computes executes programs is affected by the design of its hardware and its machine language Pretructions.

# Because programs are usually written in a high level language, pestormance is also affected by the compiles that translates Programs into machine language. If for best pestormance, it is Necessary to design the compiler, the machine instruction set, and the hardeware in a coordinated

way.

of How the operating system Overlaps Processing, dusk transfers and printing for several programs to matethe best possible leve of the resources avoilable At the total time be required to execute a program Ps to 'ts-to.

# This clapsed time is a measure of the Pestormance of the entire computes \* Itus affected by the Speed of the Processon, the desk and the printer. of To discurs the Pestormance of the Processon we should consided Only the Periode during which the Processos I we will reter to sum of these es active. Periods as the Processos time needed to execute the Program. If we will Pdentify some by the key Padameters that affect the Processos time in which the vale Vaent issues are duscrossed. # Just the elaspsed time for the creation of a Program depender on all unitsing Computer system, the Processes time dependes On the hardware private in the execution of Pndividual machine instructions.

¥.7. .

 $(\mathcal{Z})$ Main Memory Processor Memory Bus The Processo cache. At the Start of execution, all Proglam Pustouctions and required data are stored in the As execution proceedes, instructions main memory. one by one over the bus into the Processes, and a copy is placed in the cache. When the execution of the instruction Calls for data located Pritte main memory, the data are fetched and a copy is placed in the cache. # If the same Prostruction or data îtem us needed a seconde time, ît us read directly from the Cache. of The Processon and a relatively Small ache memory can be fabricated ona Single Integrated ctrait chip & The Internal Speech of Postorming the basic steps of Instruction processing Of such chips psvery high and us considerably fastes than the Speede at which instruction and diata can be fetched from the main memory, Scanned by CamScanner

A program will be escented tastes it the movement of instruction data between the Main Memory and the Processor is minimized which is acheived by resing the cache. Forescomple Suppose a number of Pristructions are executed repeatedly over a short pexild of time, as happens in a program loop. If these instructions are available In the cache. they can betetchede opunckly during the Periode of repeated use. Processorclack 1. Accesso) circents are controllede by a timily Signed Called a Clock. 2. The CLOCK defines regulas time intervals, called Clock Cycles. 3. To execute a machine instructions, the processor divides the action to be Pestormed into a sequence of basic steps, Such that each Step can be completed Pro one Clock cycle. A. The length P of one clock cycle liscen important Parameter that affects the processos performance. 5. Its Inverse Porthe Clock rate, R=1/p, which is measured incycles persecond. 6. Processors used in today's Personal computers ande workstactions have clock outes that scenge from a few hundred million to a over a billion cycles fer second. Scanned by CamScanner

(3)I In electrical enjineering the term aycles persecond in hertz (Hz), the term Million I denoted by the Protic Megolin) Billion ) Pretie Gige (G) Hence Soo million cycles Per second SOO (MHZ), 1250 nullion cycles 31.25 GIHZ w 2 Clock Periones US handno seconder. BASIC PERFORMANCE Equation." Where each basic step us completed in one alocklyde. It the Clockrate is R cycles per Second the Program execution time is givenby T= NXS T > Pasameter for an application program. Produividueal values of the Parameters N, SorR. To acheive high fortomance the computer designes must seek ways to reduce the value of T Means reducing N and S, and Thoreasing R N is reduced > Source Brogtom is compiled know fewes machine Instructions. S is reduced -> Steps to postormally the oscillation? of Prostouctions is evenlapped. I using high frequency Clock A the Value of R, the means basic tive Required.

PIPELINING AND SUPER SCALAR OPERATION

Instructions are executed one affes another, the value of S is the total number of basic Steps, or clock cycles, required to execute an instruction.

A substantial Improvement in pertomence can be acheived by overlapping the successive Protructions, using a technique called Pipelining.

# Add R1, R2, R3

Which adds the contents of registers RI and RZ, and Places the Sum intoR3.

The contents of RI and R2 are first transferred into the imputs of the ALU. After add operation is performed

the Sum is transferred to R3.

Then if that instruction also usestle ALU, its operands can be transferred to the ALU inputs at the same time.

The result of the Add Instruction is being transferred to R3.

Of one instruction Completede in each Clockcyck.

Individual Instructions still require

Serveral CLOCK KYCLES to Complete.

A Multiple instruction pipelines are Imflemented In the processon. The creating parcelled Paths through which different instruction can be executed in Parallel. Several Instruction in every clock cycle. This mode of operation is called superscalar execution CLOCK PATE

A first improving IC technology markes logic Circuits tastes, which reduces the time to complete a basic step.

A The clock Period, P to be reduced and clock rate R to be increased.

# second reducing the amount of Processing done in one basic step also made it Possible to reduce the clock Penild, P. It the actions have to be Performed by an instruction remains the same, the number of basic steps needed may ihercore.

# INSTRUCTION SET : - CISC AND RISC

Joinfle Instructions requires a small number of basic steps to execute. > Complex Instructions involve a lange steps. > The relative mentils of processors with simple Prostructions and processors with more complexinated The former are called (Risc). Cind the bitter are reterred to (CISC)

## COMPILER !-

\* A compiler translates a high level language program into a sequence of machine instruction. \* To reduce N, we need to suitable machine instruction set and compile makes good use & it.

A An optimizing compiler takes advantage of Various features to the target processors to reduce the Product NXS.

It The compiler may reasonange Angram instructions to acheive better performance.

A The ultimate objective is to reduce the total number of clock cycles heeded to Perdorma required Programmingtask. PERFORMANCE MEASUREMENT!

# Computer designess use Petrtonnange estimate to evaluate the effectiveness of new teature & A non Profit organization celled System Pertormance crahation Corporation (SpEC) Selects and Auflishes representative application programs for different application domains to gettes with best results for many commercially available Computers.

\* for general Purpose computers

a suite of benchmask programs was selected In 1989. It was modified Some what and Published in 1995 and again in 2000.

SPEC ratily = Running time on the reference computer funning time on the computer undertest

Bus and Memory transfers

A digital computer has many register, and poaths must be provided to transfer information from one register to another.

of the number of wires will be excessive if separate lines are used between each register and all other registers in the system. \* A more efficient Scheme for transfering Information between registers in a multiple register configuration in a common Bus System. # A bus structure consists of a Set of common lines, one for each bit bla registrer, through which binary information is transferred one atop fime \* Control Signay which determine which register us selected by the bus during Each particular register transfer. \* one way of constructing a common bus system? is with multiplenes. The MultiPlexess select the Source register whose binary intorman of then Placed On the but.

\* Each register has four bits numbered O through 3. The bies consists of four 4X/ MultiPlexess Each having fours data PnRet, of through 3, and two selection inputs, S, and So. A In order not to complicate the diagram with 16 lines crossing each othes, we use labels to show the connections from the outputs of the registers to the Phplets of the Multiplexers. A Forencample, output of registers A w Connected to input 0 of MUXI because eifhis input is labeled AI. It The significan position in each regrester are connected to the deata Pripat of one multipleader to form one live of

 $\odot$ (2)Thus MUXO Multiplexes the four o bits of the negristers, Mux 1 multiplexes the four I bits of the registers, and similarly for the other two bits. Function Table for Bus Register selected 50 S, Α 0 0 B C D  $\mathcal{D}$ 1 In general, a bus system will Rivegisters of n bits each to produce multiplese cen n-live common bus. 

•

When the bus is included in the statement, the register transition is symplized BUSEC · RIE BUS The content of a register Cus placed on the bus, and the content of the bus us loaded into Register RI by activating Pts load control in but. If the bus is known to exect in the System, it may convenient fust to show the direct transfer. RIKCO from this statement the designes knows which control signals must be activated to Produce the transfer through the bus. Three state Bus buffers. \* The Bud System can be Constructed with three State gates Pristered A three State gate & a of multplexess dégital circuit that exhibits three states A Two of the States are signals equivalent to logic land o as ma conventional gente. Scanned by CamScanner

 $\odot$ G \* The third state is a high impedance State. The high impedance state behaves like an open circuit, which means that the output us disconnected and does not have of Three State gates may pestorm any logic significance. conventional logic AND or NAND. However the most commonly used in the design of a bus System us the buffres gate. Greaphic Symbols for three statebuttes Output Y=A ifc= ) Highimpedance 98C=0 Normal Phput A Control input C Busline for bit o Ao Bo Co  $\mathcal{D}_{\mathbf{b}}$ 0 SI select? 50 E Decode) 2 Enable-Bus live with threestate butters.

ッ

Scanned by CamScanner

0 parron a month participation of the sub fit butter by harring botha normal infut and a control in put. A The Contral in put determines the Out put state. When the control input we and to us equal to 1, the output is enabled cande the gaste behaves like any conventioney butter, with the Dutput equal to the normal \$ \* when the control input us 0, the output is disabled and the gate goesto a hegh impedance state, regardlers of the Value & Pn the normal in fut. A The high impedance state of a three state gate provides a special feature not available in other gates. \* The output of your butters are Connected together to form a Single bus line. If the control Priputs to the buffes determine which of the four normal inputs will communicate with the bus line. & The connected butters must be controlled so that only one the three State butter has accels to the buslike while all oshes butters are maintained in a high Profedance State

Noimi fusher the enable Priput of the decoder PS 0, all of 173 tows outputs are o, and the bus line is in a high imfedence State toecause all fous buttersare of when the enable input is active, disabled. one of the three state butters will be active depending on the binary value in the select Inputs of the de coder. # Each group of four buffers receives one significant bit from the four registers. & Each Common output Produces one of she lines for the Common bus for a total of n lines. The transfer of information from Memory transfes :a memory word to the outside environment is called The transfer of newantonnethon a read operation. US to be Storede Philo the memory is called a write operation. The memory word will be be symbolized by M. The particular memory word among of the many available us selected by the memory address during the transfer,

 $\odot$ 

It consider a memory unit that seceives the address from a register, called the address register, Symbolized by AR. DR -> Data regista. The read operation can be stated as tollows! Read: DR & M[AR] This too couses a transter of Information Puto DR from the memory word M Selected by the address in AR. Assume that the input data are in register RI and the address Psin AR. The write operation can be stately as follows. Write: MIARJERI This causes a trounster of Information from RI into the memory word in selected by the address in AR.

ARITHMETIC MICRO OPERATIONS

A micro operation is an elementary Operation Performed with the data stored in registers The microoperations most often encountered in digital Computer are classified into four categories. 1. Register transfer micropperations transfer binary information from one register to another. 2. Anithmetic microoperations Perform asithmetic operation on numeric data Stored in registers. 3. Logte Microoperations Perform bit mantpulation operations on non men a data stored in registers. 4. Shift operations perform Shift operations on deta stored in registers. \* This type of microoperation does not change the intormation content when the binary intormation moved from the Source register to the destination register. A The other three types of microopendiby Change the information cotent during the transfer. # In this section we introduce a set of asithmetic micro operations A The basic asithmetic microoperation are addition, subtraction, increment, decrement A Arithmetic Shifts are explained lates and shift. in consunction with the she shift miles ofereations.

Add micro operation.

The arithmetic microoperation defined by the statement SPECities an add microoperations. R3 KRI + R2

It It states that the contents of register RI are added to the contents of begister R2 and the sum transferred to register R3.

ancetions are Sombolized

\* TO l'implement this statement with hardware we need three registers and the dégital component that performes the addition operation.

Subtract Microopaation.

Subtract is most often Proplemented through complementation and addition. Instead of usily the minus operated, we can specify the subtraction by the following statement

R2 is the symbol for the one's complement of R2. Adding 1 to the 1's complement two produces the 2's complement.

 $R_3 \leftarrow R | + R_2 + 1$ 

A deduity the Contents of RI to the 21s complement of R2 is expressivationt to RI-R2.

Asithmetic microopsochions

Symbolt 2 designation	Description.
R3 ~ R1 + R2	Contents of RI Plus R2 to ansher de to R3
R3 <- R1 - R2	contents of RI Minus R2 transferred to R3
$R_2 \leftarrow \overline{R_2}$	Comprement the contents of R2(is complement)
$R_2 \leftarrow R_2 + 1$	2's comprement the contents of R2 (Negote)
R3 ~ R1+R2+1	RI Plus the 215 comprement of K2 (Subtration)
$RI \leftarrow RI + I$	Increment the courses of RIBEONE
RI 4-RI-1	Decrement " " KI !! "

& The as inc I dec microopportions are symbolized by Places one and Minus- one operations, respectively. These microperations are implemented with a combinational creast or witha binary up-down counter

 $(\mathbf{r})$ 

of The asithmetic operations multiply and Divide are not ligted. These two operations are Valid anithmetic operations but are not included in the basic set of micro operations.

If The only place where these operations can be considerede as micro operations isince degited system, where they are implemented by means the combinational arcuit.

A In such a case, the stgrads that perform these operations the signals that Perform these operation through gates, and the sebult of the Operention can be transferred into a destilation register. by a clock puse as soon as output styral propagates through combinational circuit.

\* In most completers, the multiplication oferetion us implemented with a sequence of add and shift

& Division is implemented with a sequence micro operations.

Of: 500 Subtract and Shift Micro Operations. \* To specify the hardware in such a case requires list of Bratement use basic micropperations, and, subtract and shift.

To Implement the add microoperation Birasy addes with hardware, we need the registers that holde the deater and the delited component thread Postorma to asitemetre addition.

A The degital chrow't that forms the arithmetic Sum of two bits and a previous cavery us called a fuel addes. A bit binory addes B3 Az Co C FA FA KC2 1 C3 FA So I The digital circuit that generades asithemetic Sum of two binary numbers of any length is called a binely adder. \* The binary adder adder is constructe with fulladders circuits connected in cascade, with the output casey from one full added connected to the Popul cashy of the next full addres. & The angend biets. ES A and addend bits of B are designated by Subscript numbers from right to bet were subscript o denotily the low order bit. \* The corries are connected Pha Chain through the full address. A The Popul coordy to the binary adder is co and the output carry is q. sthe Soutputs of full address generate the required sum bits.

3 # An n bit binary addes sequires nfull \* The output carry from each full address adders. is connected to the Phput Coopy to the next higher order full adder. of the n date birts for A inputs come Frome one register (such as RI), and the ndate inputs for the Binputs come from another register (such as R2). \* The Sum can be transiterred to a third registed or to one of the source agisted (RIOVR2) replacing PHB Boerious content, Binasy addes-subtractor. \* Remembers that the Subtraction A-B Can be done by taking the 21scomplement of Band adding it to A. # The adduttion and Subtraction operations can be combined Poto one common circuit by includuly an ex-orgate with each fulladdel. Bo Ao BI A2 A2 A3 BB →M Co CI Cz **t**P FA FA FA So S, Sz  $S_2$ 4 bit addes Subtractor.

\* when M=0 The circuit is an adder and when M=1 the Circuit becomes Subtractor. # Each Ex-or gate receives input M and one of the PhButs of B \* when M20, we have BDO=B. The full adde receive the value of B the input carsy is 0, cend the \* when M= We have B @ 1 = B' and Co=1 Circuit Pertorms A Plus B. The B Phputs are all complemented and a doled # The circulit Performs the operation & Plus through the Enput Carry. 2's complement of B. 01 Ao Binary Procementes A2 X Y HA HB HA HA S2 Gy 53 A Bit Binary incrementer. \* The Incrementer micro operation adds one to a number in a register. For Pt a A-bit register has a binary value ollo Pt will go to oll atter Pt is incremented. # Eventine count enable is active, the Clock Pulse transition increments the content of the register by one.

Ð it one of the inputs of the least significant hald addes (HA) is connected to logPC-1 and the other in put is connected to LSB of the number to be incremented. of The output carry from one hald addees us connected to one of the inputs of the next higher-order haltadder. A the output coordy Cy will be I only attes incremented bihary 1111 Anothmotic circuit. The basic component of an arithmetic circuit is Parallel adder. By controlling the deste Forputs to the adder, it possiple of differ operation # The Other two diasta Phpiets core connected to 109°C-0 and 109°C-1. Logic-O us fixed voltage value ( O volts for ML Integrated Circuits Logic -1 Signal can be generated through an Invester whose logic 0. The output of the binarry adder is Calculated from the following as ithmetic sum. DEAtytCPA Arithmetic Circult function touble Output Select Input Microperchions D=XA+Y+CM Y CPn 50 S, DXA+B Add Add with Cassey Subtract with Borrow 0 B 0 O D=A+B+1 B 0 D D= AtB 0 B Sceptractionth bostow L 0 D=A+B+1 B Transter A 1 0 DEA IncrementA 0 0 0 D=A+1 DecrementA 0 0 D=A-1 1 ١ Prouvates A ١ O D=A 1 1

SHIPT MICRO OPERATIONS \* Shift Microoperations are used for serial transfer of data. A They are also used on consumation with alithmetic, logic and other data Processing operations. \* The Contents Of a register can be shifted \* At the same time that the bits are to the left or the right Shifted, The first Hipflop receives its binary intormation from the social input. \* During a shift lett operation the serial In But transfers a bit Porto the most Position. \* Dusing Shift night Operation the senial Input transfers a bit into the left most position. Sessal input transferred through the # altre Intormation # These are three types of shifts: logical Circular. and as its metic Logical Shift :-A logical shift is one that transfers othray! the Serial input. We will adopt the Symbol shi and Shy for logical Shift left and shift right micro operations RI - ShIRI for ex !" R2 + ShYR2 are two mintopperations that SPECIFY a 1-bit shift to the left of the content of register RI and a 1-bit shift to the right of the Content of Register R2

\* The register symbol must be the same on both sides of the arrow.

\* The bit transferred to the end position through the sented input is assumed tobe o during a logical shift.

CIRCULAR SHIPT! of the circular shift calso known as a rotate operation) circulates the bits of the registers around the two ends without loss of information.

A This is accomplished by connecting the series Output of the shift register to its sonial input. I we will assume the symbols cilland cir for the circulas shift left and right respectively.

Shift microgenetions

Symbolic destignation	Description
KK SPIK	Shift lett register R
R-SHER	Shight sight say stork
RECEAR	area chief tight register?
RECERTS	Arethoretic Shist latte
REashrR	Arithmetic Shift FightR
•	

ARITHMETIC SHIFT:-

is An asithmetic shift us a microoperation that shifts a signed binary number to the left or right. An asithmetic shift lett multiplies × a signed binary number by 2. \* An arithmetic shift right divides the number by 2. Arithmetic Shifts must leave the Sign bit unchanged because the sign of the number remains the same.

ic

8

Rn-2 m-1 R1 Ro

signbit

Anithmetic Shift right

\* When it is multiplied or divided by 2. The kthmost bit in a negister holds the sign bit, and the remaining bits hold the number.

# The Sign bit is 0 is Positive and I for negative # Negative Numbers are in 2's complement form. # Bit Rn-1 is the left most position holds the Sigh bit. # Rn-2 is the MSB of the number and Ro is the LSB

# The cosithmetic shift right leaves the sign bit ) unchanged and shifts the number, (including the sign bit )

to the right. I Phese Rn-1 nernalise the Same, Rn-2 receives the birt from Rn-1 (is 10st and replaced by the birt from Rn-2) and So on the other birts in the register. Ro is lost.

and shift all other birts to the left

\* The Initial bit of Roy L ) \* A sign vereised occus if the bit Po

Kn-1 Changes in value after the shift. A This happens if the multiplication by 2

Causes an overflow.

of An overthow occurs atter an arithmetic Shift left if initially before the shift, Rn-1 we not equal

to Rn-2

+An overflow fliptlop Vs can be used to detect an arithmetric shift left overthow.

Vs=Rn-1 @ Rn-2

It It Vs=0 there is no overflow, but it Vs=1 there is an overflow and a sign reversal atten the shift. Vs must be transferred into the overflow fliptlop with the Same CLOCK Pulse that shifts the register.

HARDWARE IMPLEMENTATION !-



& A Possible choice for a shift unit Would be a bidirectional shift register with Ravelles

1000. \* Intermation can be transferred to Shifted the register in parallel and then Steather to the sight brieff.

\* In this type of contiguration . a clock pulse is needed for loading the data into the register, and another pulse is needed to initiate the shift.

3

An a processor with with many registers it is more efficient to implement the shift operation with a combinational circult.

# In this way the content of a register that has to be shifter is thirst placed onto a common bus whose output is connected to the combinational Shifter, and the shifted number is then loaded back \* This requires only one clock pulse for into the register. loading the Shifted value into the Register.

F The A bit Shitter has town denta Propert, Aothrough SHIFTER As and four data outputs, Ho through H3. There are two sealed Porputs, overfor shift left (IL) and the other for Shift right (IL) \* When the Selection Prut S=0 the Poput deceta are shisted right. A when the S21, the input doe are Shletede lett A Shilter with n deater inputs and outputs requires n multiplexers. \* The two session Proputs can be controllede by another multiplenes to provide three Posibie typeses shifts.

ARITHMETIC LOGIC SHIFT UNIT :

Instead of having individual segleters Performing the microoperations directly computes System employs a number of storage registers connected to a common operational unit called arithmetic logic unit, abbreviated ALD. an Perform a mero ofesation, the contents of specified registers are proceed in the Populs pot the common ALU. The ALU Performs an operation and the result of the operation is then transterred to a destination register 5 CP 30 one stage Dp of orthmetic circuit select T OARI MUX CP+1 2 onestage Ep of 109.'C circuit BP AP Shr Shu Ag-1 One stage of as ith metic logic shittent Agri

4

\* The ALU is a combinational concert the entire register transfer So that operation from the sauce registers through the ALV and into the destination register can be Performed duaring one clock puse Palled.

\* The shift Micro Operations are often performed Proce Seperate Clock, but Sometimes the Shift with is made part of the

# AW.

\* The arithmetic, logic and shift circuits Portroduced PN Previous Sections can be combined Poto the ALU with common selection variables. of The subscript i designates a typical stage. Inputs A: and B: are applied of both the asithmetic and logic whits.

Flenction table for Anithmetic logic Shitunis

Operation Select						Function					
53	52	s,	50	Cin	Uperainion						
0	D	0	D	D	F=A	TransferA					
D	0	D	0	1	F=A+1	IncrementA					
0	0	0	١	0	F=A+B	Addition					
0	0	0	1	١	F = A + B + I	Add with carry					
0	0	١	Ø	0	F=A+B	Sebtract with borrow					
0	0	L	O	1	F= A+B+1	Subtraction					
D	D	١	, I	0	$F = A^{-1}$	DecrementA					
D	0	1,2	1	J	FIA	TransferB					
0	١	O	0	×	F=AAB	AND					
Ο	ι	O	1	X	FRAVB	OR					

0	1	I D X I X	F= A @B F= <del>A</del>	XOR Complement A
(	0	×	F=ShrA F=ShJA	Sheet right Almtof Sheet bett A Portof

 $\bigcirc$ 

# A Pasticulas Microoperation a Selected with Phputs Si and So. · A4x1 Multiplexed at the out Rut Chooses between an arithmetic output in Er and a logic output

In He. \* The data in the Multiplexer are Selected with PAPUS S3 and S2. # The other two data inputs to the Multiplexer receive PARUS AP-1 for the ShBH of gat ORENATION and AP+1 for the ShPH left operation. # The Dutput Carry CPH of a given # The Dutput Carry CPH of a given endet carry CP of the Next stage Ph sequence. Input carry to the first stage

Ps the PnPut Corry Cpn which Provides a Ps the PnPut Corry Cpn which Provides a Selection Variable for alithmetic Operationy, # It Provides elght arithmetic

operation, four logic operations, and two

Shift operations. It Each Operations is selected with the five Variables S3, S2, S1, S0, and Ch.

# The Phpet coosing Con is used for Selecting an asithmetic operations only. \* The first elght are asistmette Openations and are selected with S3 S2 200. The next tows are logic operations are selected With 535201. \* The ip covery has no effect durity the logic oreactions and is marked with dont care x's of the last two opencetions are shelt operations and one selected with S3S2210 and 11. \* The other free selection Pnput have no effect on the shift.

Logic Microphinidents A large Miconequerations prositions principles operations for speinings the way chende in registern. "I there were into constitute can be Of these configures sections which are interest its parts the birpoy you radied \* for promple exact microellessions with, the contents of non Register Riand & its Symbolized by the Statement. P: RI ~ RI DR2 \* It specifies a alogic microphilition to be exercised. on the individual bits of the registers Provided that the contract mature Dat. A AS a numerican eccampe, assume that each register has four bits. Let the conitent of RI be 1010 and the content of R2 belloo." incorportions, 1010 content of R1 1100 content of R2 0110 Content of R2 0110 Content of R1 affor P=1 1010 0 11 0 The content of RI after Re execution of the micropression, is coment to the bit by bit ex-or orestation on Pairs of bits, In R2 and Propridu Values of RI. The logic micropositions are soldon used in scientific competations, but they are very whether for bit mos: protion of broany drata and

+ It can be used to change both values. detete a group of blis, on Press new bit values into a register. Salecolve Bel The solucitive sup observitions sets to the bruch registers D. Malere Alere are contractioned is is in Con. No B A 1-1-1-1610 of top orward 1100 III C Acettes from the truth table use note that the The B and Previous Value Q A. Therefore, the of microelempion combe used to selectively set bits of a register Selective - complement :-The Selective complement creation Complements 6: to PnA where there are corresponding is in B. 1010 A before 1100 Belogicofound) .A DILO Alattes) This creample again can serve

A. tak		Ser	e. 16. 4	(A)	chemist	-		. ye	-inte		E. 5		No.		andy Lief?	100 C
	150	€.	·F 3.	Es.	F.4.	¢,	F.	f,	F.e	5	1.0	F.,	C.L	ha	F.,	F
0	10	•	0	0	0	0	0	0	,			١	1	1	1	1
1	0	0	0	0	ι.	1	¥	1	0	0	0	0	۰,	۲	1	1
	0	0	,	,	6	0		۲	0	0		, ,	•	0 0	I.	
ĩ	0	1	0	`		o '	0	5	0	١		0	1	01	0	
	5 1 0 1	1 0 1 0 1 0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} (L) \\ (L) \\$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							

Hardware Imprementation

The hardware Imprementation of logic Microopenations requires that logic gases beineted For each bit or Pair of bits in the registers to Perform the required logic function.

Most computers use only four - AND, DR, xoal a-oa), and

Logic circuit It consists of four gates and a multiperal fact of the four logic operations. Up generated through a gate that Pertorms the required logic

s, So 1 OPerati 4x1 Output 50 S, MUX A: E=AAB AND 0 EP 0 Bt E = AVB/OR 1 0 E:ADB YOR Ð Compenent E=A Lin Jable
¢... Writer.

Au city adro

reced P (

~-1 ed int ne Jig No

nent

Specific symbols This Symbols will be adopted for the logic microoperations OR, AND and Complement, to distinguish them from the corresponding symbols V-> OR Microp Percetion A-AND The complement Microoporchion we the Same as the is complement and use a Barontop We will never use it to symbolize an or Microperation. for example in the statement P+Q: RIX-R2+R3, R4 KASV R6 the t between Pand of us an or operation between two binary rasiable of a contral furction.

Listoy Logic Microperations

Sixteen logic Microperations Name Microoperation Booleannunction clear Feo For= 0 AND FEA1B. FI=XY FE ANB F2 2 XY Prouvates A FAA F3=x FransterB FKANB F4 = x'Y FFB Ex-OR Fs = Y FKADB DR F6= 2 Dy FEAVB NOR FI#X+Y FKAVB EX NOP F8= (x+y)' Complement 3 FEADB  $F_{g} = (x \oplus y)'$ FEB complement A Fio= Y F& BVB FILEXTY FEA FXAVB .NAND F12 = 3 set to all is F13=1+4 FKAAB F11 (24)

c fall's

#### UNIT-1 BASIC STRUCTURE OF COMPUTERS

#### INTRODUCTION

A Computer is a programmable machine.

- The two principal characteristics of a computer are:
- It responds to a specific set of instructions in a well-defined manner.
- It can execute a prerecorded list of instructions (a program).
- Modern computers are electronic and digital.
- · The actual machinery wires, transistors, and circuits is called hardware.

The instructions and data are called software.

- All general-purpose computers require the following hardware components:
- · Memory: Enables a computer to store, at least temporarily, data and programs.

 Mass storage device: Allows a computer to permanently retain large amounts of data. Common mass storage devices include disk drives and tape drives.

 Input device: Usually a keyboard and mouse are the input device through which data and instructions enter a computer.

 Output device: A display screen, printer, or other device that lets you see what the computer has accomplished.

 Central processing unit (CPU): The heart of the computer, this is the component that actually executes instructions.
 In addition to these components, many others make it possible for the basic components to work together efficiently.
 For example, every computer requires a bus that transmits data from one part of the computer to another.

# COMPUTER TYPES

Computers can be generally classified by size and power as follows, though there is considerable overlap:

· Personal computer: A small, single-user computer based on a microprocessor.

 In addition to the microprocessor, a personal computer has a keyboard for entering data, a monitor for displaying information, and a storage device for saving data.

Working station: A powerful, single-user computer. A workstation is like a
personal computer, but it has a more powerful microprocessor and a higher quality
monitor.

· Minicomputer: A multi-user computer capable of supporting from 10 to

hundreds of users simultaneously.

 Mainframe: A powerful multi-user computer capable of supporting many hundreds or thousands of users simultaneously.

 Supercomputer: An extremely fast computer that can perform hundreds of millions of instructions per second.

Minicomputer: • A midsized computer. In size and power, minicomputers lie between workstations and mainframes.

 A minicomputer, a term no longer much used, is a computer of a size intermediate between a microcomputer and a mainframe.

 Typically, minicomputers have been stand-alone computers (computer systems with attached terminals and other devices) sold to small and mid-size businesses for general business applications and to large enterprises for department-level operations.

 In recent years, the minicomputer has evolved into the "mid-range server" and is part of a network. IBM's AS/400e is a good example.

 The AS/400 - formally renamed the "IBM iSeries," but still commonly known as AS/400 - is a midrange server designed for small businesses and departments in large enterprises and now redesigned so that it will work well in distributed networks with Web applications.

 The AS/400 uses the PowerPC microprocessor with its reduced instruction set computer technology. Its operating system is called the OS/400.

 With multi-terabytes of disk storage and a Java virtual memory closely tied into the operating system, IBM hopes to make the AS/400 a kind of versatile all-purpose server that can replace PC servers and Web servers in the world's businesses, competing with both Wintel and Unix servers, while giving its present enormous customer base an immediate leap into the Internet.

# Workstation:

- A type of computer used for engineering applications (CAD/CAM), desktop publishing, software development, and other types of applications that require a moderate amount of computing power and relatively high quality graphics capabilities. • Workstations generally come with a large, high- resolution graphics screen, at least 64 MB (mega bytes) of RAM, built-in network support, and a graphical user interface.
- In networking, workstation refers to any computer connected to a local-area network. It could be a workstation or a personal computer.
- · Mainframe: A very large and expensive computer capable of supporting

hundreds, or even thousands, of users simultaneously. In the hierarchy that starts with a simple microprocessors (in watches, for example) at the bottom and moves to supercomputer at the top, mainframes are just below supercomputers.

 In some ways, mainframes are more powerful than supercomputers because they support more simultaneous programs.

 But supercomputers can execute a single program faster than a mainframe. The distinction between small mainframes and minicomputers is vague, depending really on how the manufacturer wants to market its machines.

 Microcomputer: The term *microcomputer* is generally synonymous with personal computer, or a computer that depends on a microprocessor.

 Microcomputers are designed to be used by individuals, whether in the form of PCs, workstations or notebook computers.
 A microcomputer contains a CPU on a microchip (the microprocessor), a memory system (typically ROM and RAM), a bus system and I/O ports, typically housed in a motherboard.

 Microprocessor: A silicon chip that contains a CPU. In the world of personal computers, the terms *microprocessor* and CPU are used interchangeably.

 A microprocessor (sometimes abbreviated µP) is a digital electronic component with miniaturized transistors on a single semiconductor integrated circuit (IC).
 One or more microprocessors typically serve as a central processing unit (CPU) in a computer system or handheld device.
 Microprocessors made possible the advent of the microcomputer.
 At the heart of all personal computers and most working stations sits a microprocessor.
 Microprocessors also control the logic of almost all digital devices, from clock radios to fuel-injection systems for automobiles.
 Three basic characteristics differentiate microprocessors:

· Instruction set: The set of instructions that the microprocessor can execute.

· Bandwidth: The number of bits processed in a single instruction.

Clock speed: Given in megahertz (MHz), the clock speed determines how many instructions per second the processor can execute.

In both cases, the higher the value, the more powerful the CPU. For example, a 32 bit microprocessor that runs at 50MHz is more powerful than a 16-bit microprocessor that runs at 25MHz.

 In addition to bandwidth and clock speed, microprocessors are classified as being either RISC (reduced instruction set computer) or CISC (complex instruction set computer).

 Supercomputer: A supercomputer is a computer that performs at or near the currently highest operational rate for computers.

 A supercomputer is typically used for scientific and engineering applications that must handle very large databases or do a great amount of computation (or both).

 At any given time, there are usually a few well-publicized supercomputers that operate at the very latest and always incredible speeds.

 The term is also sometimes applied to far slower (but still impressively fast) computers.

Most supercomputers are really multiple computers that perform parallel processing.

#### **Computer Types**

Computer is a fast electronic calculating machine which accepts digital input, processes it according to the internally stored instructions (Programs) and produces the result on the output device.

The computers can be classified into various categories as given below:

- Micro Computer
- Laptop Computer
- Work Station
- Super Computer
- Main Frame
- Hand Held
- Multi core

# Micro Computer:

A personal computer, designed to meet the computer needs of an individual. Provides access to a wide variety of computing applications, such as word processing, photo editing, e-mail, and internet.

# Laptop Computer:

A portable, compact computer that can run on power supply or a battery unit. All components are integrated as one compact unit. It is generally more expensive than a comparable desktop. It is also called a Notebook.

# Work Station:

Powerful desktop computer designed for specialized tasks. Generally used for tasks that requires a lot of processing speed. Can also be an ordinary personal computer attached to a LAN (local area network).

#### Super Computer:

A computer that is considered to be fastest in the world. Used to execute tasks that would take lot of time for other computers. For Ex: Modeling weather systems, genome sequence, etc (Refer site: http://www.top500.org/)

#### Main Frame:

Large expensive computer capable of simultaneously processing data for hundreds or thousands of users. Used to store, manage, and process large amounts of data that need to be reliable, secure, and centralized.

#### Hand Held:

It is also called a PDA (Personal Digital Assistant). A computer that fits into a pocket, runs on batteries, and is used while holding the unit in your hand. Typically used as an appointment book, address book, calculator and notepad.

#### Multi Core:

Have Multiple Cores – parallel computing platforms. Many Cores or computing elements in a single chip. Typical Examples: Sony Play station, Core 2 Duo, i3, i7 etc.

# **GENERATION OF COMPUTERS**

Development of technologies used to fabricate the processors, memories and I/O units of the computers has been divided into various generations as given below:

- First generation
- Second generation
- Third generation
- Fourth generation
- Beyond the fourth generation

First generation: 1946 to 1955:

Computers of this generation used Vacuum Tubes. The computes were built using stored program concept. Ex: ENIAC, EDSAC, IBM 701. Computers of this age typically used about ten thousand vacuum tubes. They were bulky in size had slow operating speed, short life time and limited programmingfacilities.

Second generation: 1955 to 1965:

Computers of this generation used the germanium transistors as the active switching electronic device. Ex: IBM 7000, B5000, IBM 1401. Comparatively smaller in size About ten times faster operating speed as compared to first generation vacuum tube based computers. Consumed less power, had fairly good reliability. Availability of large memory was an added advantage.

# Third generation: 1965 to 1975:

The computers of this generation used the Integrated Circuits as the active electronic components. Ex: IBM system 360, PDP minicomputer etc. They were still smaller in size. They had powerful CPUs with the capacity of executing 1 million instructions per second (MIPS). Used to consume very less power consumption.

#### Fourth generation: 1976 to 1990:

The computers of this generation used the LSI chips like microprocessor as their active electronic element. HCL horizen III, and WIPRO"S Uniplus+ HCL"s Busybee PC etc. They used high speed microprocessor as CPU. They were more user friendly and highly reliable systems. They had large storage capacity disk memories.

#### Beyond Fourth Generation: 1990 onwards:

Specialized and dedicated VLSI chips are used to control specific functions of these computers. Modern Desktop PC\*s, Laptops or Notebook Computers.

Computer Registers Computer Instructions are normally stored in Consequitive -> memory locations and are created (| Sequentially one at a time. Control Reads an instruction from a Specific address in The  $\rightarrow$ memory and crecutes it. It then Continues by Reading the next instruction in Sequence and Greates it, and so on. Note: The instruction sequence needs a Counter to Calculate the address of next instruction after Current instruction is Completed. necessary in Control Unit for Storing the. -> I Register is instruction code after it (1 is Read from memory. The Computer. needs processor registers for manipulating data and a register. for holding a memory address. The table shows a list of Registers with description and number of bits they Contain. function. Registername Number of bibs menory Holds, operands Register Symbol Data Register (data) 16 DR Holds address for Address register 12 menoly. AR processor register Accumu latas 16 AC Holds instruction Code. Instruction regulater 16 ΠQ Holds address of program Counter. 12 instruction. PC Holds Temposary remponency Register 16 TR Holds "input character Input register ENPR 8 Hords output character output righter 8 OUTR (words) The Hensony Unit has a Capacity of 4096 locations and each.

woond has 16V bits. Twelve bits of an instruction woond specify address, three bits for the operation and one bit to Specify direct on Indirect address.

Basic Computer registers and memory u PC Hornory Hogb words  $\circ$ 11 16 bits per word AR. 15  $\mathcal{O}$ 0 DR 2R 15 0 15 AC TR INPR OUTR data Register (DR) holds the operand Read from memory. The the Accumulators (AC) register is a general purpose processing register. instruction read-from memory is placed in instruction register (IR). The temporary regulater (TR) le Used to Stone temporardata during tes processing. -> The Removy address register (AR) has 12 bits Since this is the width of memory address. (The program Counter (PC) also has 12 bills. and it holds the address of next instruction to be head from memory after Gunnt Instruction is Carcular -> The pc' causes the Computer to read Sequential Instructions Unless a instruction, instruction branch instruction is encountered. [ The branch Caus for a transfer to a non consecutive instruction in the program] To fead an instruction the Content of pc' literen as address for memory and a memory read cycle is "initiated. pc'is incremented by  $\Rightarrow$ One and houds the address of next instruction in Sequence. The two registers are used for input & output. The input register. (2NPR) receives 's bit Character from input device. The output regulater (OUTR -> holds a 8 by Character for output device.,

• •

# Computer Instructions

The basic Computer has three instruction Code formats. Each format has 16 bits. The operation code Copcode) Contains three bibs and the. meaning of genaining 13 bits depends on the Operation code encountered. Basic Computer instruction formats Hemory Seference instruction. Opcode Address Opcode = 000 (1) Opcode Address Opcode = 000 through (1) Register Reference instruction (b) OIII Register Operation  $\begin{cases} opCode = 111, \\ I = 0 \end{cases}$ Input-autput instruction. 5 1211 Operation Opcode = 111, (c) The Memory Reference "instruction uses 12 bibs to Specify address and one bit to Specify the addressing Hode I'. I is good to o' for direct address and V'i for indirect address. The register Reference instruction are Recognized by Operation code. The register Reference instruction are Recognized by Operation code. III with a 'o' in the left-most bit of instruction. [It performs on CIED operation on AC register Note: - An date (operand) from memory is not Note: - An data (operand) from memory is not needed hence the other 12 bills Specify the operation to be executed. The Input output instruction does not need a Seference from memory and Relognized by operation code III with a 1' in the left most bit. Note: The Vremaining bibs Specify the type of DID operation.

The type of in four bits in position The only operation Code. ( of eight dutting The	struction is Relegnised by Computer Gator, from the. Ins 12-through 15 of the l'instruction, three bits of the "instruction are used for the. three bits of the "instruction are used for the. It may seem that Computer is restricted to a monomum at operations. instructions for a Computer are Usted as f baric Computer instructions for a Computer are Usted as f baric Computer So instructions.	
	Basic Computer Enstructions	
Symbol. AND ADD LDA STA BUN BSA DSZ	Heradeemal Code Description IZO IIII AND Lemon word to F OXXX 8XXX -> ADD Memory word to F IXRX 9XXX -> ADD Memory word to F IXRX 9XXX -> Load memory word to F ZXXX AXX -> Load memory word to F ZXXX BXXX -> Stone. Center of Ac'in T ZXXX BXXX -> Branch OnCorditionally HXXX CXXX -> Branch OnCorditionally GXXX EXXX -> Branch Ord Swe rate Odc GXXX EXXX -> Branch Ord Swe rate Odc	
CLA CLA CHA CHA CHE CLR CLL ZNC SPA SNA SZA SZA	<ul> <li>T(800)</li> <li>T 400</li> <li>Clear AC</li> <li>T 200</li> <li>Clear AC</li> <li>T 200</li> <li>Complement AC</li> <li>T 100</li> <li>Complement B</li> <li>T 080</li> <li>Chautate Right Ac and E</li> <li>T 040</li> <li>Chautate left Ac and E</li> <li>T 020</li> <li>Skip nent instruction It Ack path</li> <li>T 004</li> <li>Skip nent instruction It Ack path</li> </ul>	

- > Arithmetic, logic and shift process the date that users with to employ. The information in a digital computer is stoned in memory but all Computations are done on processor registers. Therefore V User has to made data b/w there two Units." -> Program Control instructions such as branch instructions are lored & Chape the Sequence of encution. Enpit and Output are needed fees. Communication for Computer and User. [ programs and data must be. transferred to memory and Results of Computations must be transferred > There is one Authmetic instruction ADD; and two related instructions, Complement ACCCUP) and increment ACCINC). with there we can. add and Suppract. The Circulate instructions ODE and cer Con. be used for arithmetric shifts, as were as other type of shifts. > The three logic operations (AND, Complement De (CLIP) and. Clear AC C CLASS. [ en : The ARED'S Conglement provide a NONDOJECT. -> Moving intermetion from memoy to Act is with load Ac ( WA' Instruction. Staring information from Aerto Memory & by STACAC) -> The Saput & output instructions Cause indomocertion to be. transferred 6/10 Computer and Conternal devices.

-> Saput Character to Ac -) Output Character from De? £890 Inp Scip on "input flag £400 OUT -) F100. -) Skip on Output flag -) +200'-SKI -> Sateupt on SKO F080 -> Enterrupt off-4 ION The above symbols are used by programmers and users. The here decimal code is equivalent there decimal number of binary code. Used for instruction of Livith this representation the lobics of instruction of Code is reduced to four (4) bibs. -> In Register reference instruction use 16 bits to Specify in operation The left four bits are always OIII, which is equivalent to benadesimal The other three tenadecimaligits give binary equivalent of remaining -> The input-output instructions also use all 16 bits to Specify Operation. The last force bits are always IIII, equivalent to Thenader Instruction Set Completeness F٥ Computer Should have a set of instructions So that User. Can Construct Manchine language programs to evaluate any function that is known to be Computable.4 The set of instructions are said to be Complete "if Computer includes a Sufficient number of injourchions in. Authorette, Logical and Shift Instructions. each of following Categories. enstructions for moving information to and for men ۱۰ program Control instructions that check Steetus God 2. 3. Supret and autput instructions." 42

Timing and Control The timing tos all registers in basic Computer is Controlled by a Master Clock generators. The Clockpulses are applied to all flip-flops and register. in the system including the flipplaps and neglisters in Control Unit. The Clock pulses do not change the State of register Unless the register is chabled by a Control signal. The Control s/gras are generated in the Control unit and processor registers and restanceperation Provide Control signals inputs for for the accumulatory The Control white organization is of hardwined Control where the Contool logic & "Prophermented with gates, fliptlops, decoders etc. The block diapram of Control Unit as represented have. Enstauction Register (IR) .1 14 15 13 ... 12. -0 11 388 decoder. 16543210 Τ. Control Control Þo 11 11 logic\_ D1 outputs gates **D**7 T15 15 14 To 2 O 1 . . . . . . 1 4x16 de codez 466 \_(2NR) &n crement Sequence Counter(SC) (CLR) Clear CLOCK.

The block diagram of Control Unit Consists of two decoders, a Septionce Counter, and a number of Control logic gates. An instruction Thead from memory "is placed in instruction register (DR). The instruction Pregitter is divided into three parts: The Ibit, operation Code and The operation code in bits 12 through 14 are decoded with 9 bits a through U. 3×8 decoder. The eight output and designated by Symbols Do through 1 The Bit is of instruction is transferred to typicop designate by symbol 2. Bibs & through 11 are applied to Control logic gates. The 4 bit Sequence Counter Can Count in binary form O through 15. The contracts of Counter one decoded into 16 timing Slans To through The Sequence Counter (SC) & incremented to provide the Sequence : timing Signals out of 4x16 decodes. -For enample: The Register - transfer Statement. To: AR & PC +) program Counter. Address Register\_ The above instruction Specifies a transfer of Content of pc'into pre'if the timing sly To is active. During this time the Content of "pc" is placed on bus and the LD (load) input of Ap' is checked.,

.



Co-Unit-3

# Computer Anothimetic

Authmetic instructions in digital Computers manipulate data to produce Results necessary for Computational problems. The Four basic Authmetic Operations are addition, Subtraction, Multiplication and division. From the above four operations, it is possible to formulate Other. Authmetic functions.

-> An aithmetic processor is a part of processor unit to Perform anithmetic operations. An anithmetic instruction can specify binary or decimal data, and in each case the data may be fixed point. On floating point form.

Algorithm: An algorithm will Contain a number of procedural Steps which are dependent on Results of Previous Steps. A Convenient method for presenting algorithm is flowchart.

The Computational Steps are specified in flowchart Inside Rectangular bones. The decision Steps are indicated inside. Hamond Shaped bones from which two on more alternate paths Conerse In this topics we discuss about Various algorithms and Show the procedure for implementing them with digital hardware. I. The binary data in Signed Hagnitude representation. 2. The binary data in Signed Hagnitude representation. Addition and Subtraction

There are three ways of Representing negative binary numbers. Signed magnitude, Signed is Complement, Signed 2's Complement. Has t-Computers use the signed a's complement representation when performing authmetric operations with integens. Here we develop the algorithms for addition and bubbaction for. Lata in Signed in provide and again in Signed 2's Complement. Addition and Subtraction with Signed Hognitude data The Representation of numbers in signed magnitude & familiar. because it is used in everyday anthrnetic Calculations. Designate the Magnitude of two numbers by "A' and "B'. When the Signed numbers are added on Subtracted, we find that there are. eight different Conditions to Consider, depending on the sign of numbers and operation performed. The algorithms for addition and Subtraction is derived from Addition and Sobtraction of Signed Hagnitude numbers the Lable. Subbact Hagnitudes Add when A<B magnitudes When A= operation A-B when +(A+B) + (+B) + (+B)+CA-B -CB-A) +(A-B) (++)+(-+)- (A-B) + (B-A) +CA-B (-A) + (+B)- (A+8) - (A)+(-B) + (A-B -(B-A) +(A-B) $(\pm A) - (\pm B)$ + CATB) (+A) - (-B)(-A) - (+B)+ (B-A) + (A-B) - (AtB) -(A-B) -A) - (-B)

Addition (Subtraction) algorithms : when the signs of A' and B' are "identical (different), add the two magnitudes and attach the sign of A'to the result When the signs of A and B are different (identical). Compare the magnitudes and Submact Smaller number from larger. Choose the sign of the result to be same as "A" if A>B on the Complement of sign of hit AXB. 24 two are equal Subtract B from A and make the Sign of result positive. The two algorithms are Similar Encept ofter Sign Comparison. [ The procedure Governed for identical signs in addition & Some. as for different signs on Submaction algorithm]. Handware Implementation. To implement the two authmetic operations Addition & Subtraction with hardware, it is first necessary that the two numbers be stoned in Registers. Let A and B be two registers that holds the required e of numbers, and A's and Bs' be two fupflops that holds the Corresponding signs. The Result Can be transferred into A and As. Thus Va and As' together form an accumulator register. BS B regulater - M ( Hode Control ) AVF Complementer Output input Carry Parallel adder Carry Load Sum A register AS Signed Magnitude addition Hardware tos Subtraction. and

Hadevare implementation of algorithms

(1) First a parallel adder is nealled to perform the Hicrooperation

(a) Second a Comparator "is needed to establish 24 A>B, A&B or. A=B.

(3) Third two parallel Subtractors Circuits to perform the. Hicrooperations A-B and B-A.

The procedure requires Comparator adder and two Subtractors. However different procedure to that requires less. equepment is found. (1) The Subtraction can be accomplished by means of Complement and add. Hence this procedure requires only one.

addes and Compensater.

In the above diagram the Subtraction is done by adding A'to. the sis Complement of B. The cutput Carry is thereferred to thip-flop E, where it Can be checked to determine the roponitudes of two oversbers.

The Add Overflow flip (AUF) houds the Overflow bit when. A and B are added.

Operation : The addition of A plus B is done through parallel adder. The S(Sum) output of adder is applied to the input of A negister. The Complementer possides an output of B or Complement of B' depending on the State of totale Centrol H. The parallel adder Consults, tue adder Circuits. The H' signal is applied to the input Carry of adder. When H20 the output of B' transferred to adder, the input Carry o', and the output of adder to equarto Sum At B. J When H21, the K Conglement of B's applied to adder, the. input Carry is 'i and output S= At B+1. The is quarto Subreastion A-F



The two magnitudes are Subtracted it the Signs are different for add operation on identical for Subtract Operation. The traphotudes are Subtracted by adding A' to the 21s Complement of B's No Overflaw Can occur if number are Subtracted so Aut is Classed to o'.

A i'in E indicates that A ≥B and the number in. A is the Connect result. A 'o' in E'indicates that A < B. for this Case it is necessary to take all Complement of Value in A. This is done with One «Wichaoperation A < A +1. The final result is found in. regular A and its Sign in As. The Name of AUF indicates that an Ocepoco indication.g Addition and Subtraction with signed 2's convelomentdata:

- to when two numbers of 'n' digits are added and the sum occupies n+1 digits, then the overflow is occurred.
- \* Overflow can be detected by inspecting the last two carries out of addition.
- if the last two carries applied to xor gate and if the Olp of NOR is '1', it is the endication of overflow.
- \* The hardware implementation is given in Jug. 3.3



tg.3.3. Handware inclementation of 2's Complement addition & Subtraction.

BR-> B Ragisti

- to the leftunost bit in AC and BR (Accumulator and B-Register) represent the sign bits of the member.
- together with the other bits in the complementer and prualied adder.
  - if there is an overflow.

The algorithm for adding / Subtracting two binary Dumbers in Brigned 2's complement representation. is shown in flow chart of fig. 3.4.



tog. 3.4 - Algorithm for addition / Bubboattion using 2's complement method - flow chast.

- \* Sum is obtained by adding AC & BR. V is set to '1' if XOR of last two camies is self to '1'.
- If the subtraction is done by adding the content of Ac with 2's convolument of BR.

Multiplication algorithms > Multiplication of two binary numbers in Signed Hagnitude. Representation is done with Sudcessive Shift and Odd operation. Ca: 10111 Multiplicand 23 × 10.011 Holtiplier. 19 10111 10111 + 00000 00000 10111. 110110101 populat. 437 If the Multiplier bit is if the Multiplicand is Copied down, If the Muttiplier bit is of the zero's are copied docon. finally all the products are added to get the desired product. The sign of product is determined form the sign of Huttiplicand and multiplies. [ If they are same sign the product is positive, otherwise the sign of product le regative Haudware Implementation for signed Hapitude dates The points to be Considered tor Hw implementation =-Ferst (), Instead of providing Register to Store and add Simultanuauty as many numbers there are Vin Huttiplier, It is Convinient to. provide adder for two binary numbers and Euccessively accumulate. second "instead of "Shifting the Huttiplicand to left, ( ೩) the poutial poodlet is Shifted to right. Thind When Corresponding bits of Moethplier is Zero, there is no. need to add du sense to the pastial product.

• •,

The hardware equipment Consists of :-BS Register. B Sequence Counter (SC) Complementer and "hight mat bit ) Parallel adder. Qn AS Qs A E A Register 0 -Q Register. Steps: The Multiplier is stored in Q register and its Sign in Qs. The B'register holds the multiplicand and Sign in Bs. The Sequence Counter is initialized with the number equal to number of bits in multiplier. > The Counter is decremented by 'i after forming each partial product. when the Counter reaches 200, the product is formed and process stops. -> The sum of A and B' forms the partiall products which is transferred to En register. The shift will be denoted by statement Shr Eng-+ designate the right shift. The least significant bit of A 1/ Shifted into the most significant 3 Position of q. Hardware Algorithm Flowschart for Huitiply operations-HUIHply operation MULTIPLicand in B Hultiplier in Q As ← Qs ⊕ Bs AGO, EGO. SCEN-1 =0 =1 GA=A+B Sh& EAQ SCE SC #0 Product in AQ

Handware algorithm
Steps .
Tothall a low a low a fat a low and the
U initially the Huttiplicand is in B and the multiplies in
Q and there Convesponding Signs are in Bs and Qs' respectively.
(a) Rouda ini a l'éla de la lute cama consta
Chighster H and E are cleaned and the spoonce country
Sc'is Set to anumber equal to the number of bits in multipuer.
(3) After the initialization, the low order bit of Multiplier in
On is tested. If it is if the Hultphrcand in B'h added to the
present poutial product in A. If it is 0, nothing is done.
(I) Register Eng is Shifted once to the hight to favor the
New partial product.
(5) The Sci is decremented by one and its new value in creaced.
If It is not zero the process is repeated and It it is Zero the.
process Stops.
(6) The final product is available in both A' and Q' with A hading
Host-Stanificant bits and "O" helding least Significant bits.
Providence and the service in the
<u>Chuttiply</u> d3x19 = 437
Multiplica I D Laure C D D BO
Harden DE 10111 E H Q SC.
Publication of 0 00000 10011 101
Fast Partial product ~ 0 10111
Shift right GAR
Phaliad B Dini 1001 000
Second partial product -> 1 00010
Shift whent EAD 0 1000 011
Qn20; Shift uput EAD D 01000 10110 010
Queos Shift uput EAQ 0 00100 01011 001
Qual add B -> 10111
fifth partial product -> 0 11011
tinal Product on (AP = 0101 01 10101 000.

.

Booth Huttiplication Algorithm ( signed of Complement representation) the Booth algorithm gives a procedure tak Multiplying binary numbers in Signed als complement representation. It operates on the fallet that Strings of ds in the multiplier require no addition but just Shitting. hules toward are: The Muttiplicand is Subtracted from the particul product upon. the M concenteing the first least significant 'I' in a string of the in the. multiplies. (2) The huiltiplicand in added to the pautial product upon encountering that of in a String of dx in the houtiplice. The powerful possibility does not change when the routtiplises but his 2) identical to the previous multiples bit. hardware implementation of Booth algorithm, The Sequence Counter (SC) BR Reguter Complementer and Pointiel adder ant) Qn QR Register AC register hardware. require the require Contiguration. This is Similar to The the Signed Magnitude Representation hardware Rollept the Sign bits are not seperated from the Sest of the Seguiters. To Show the difference the regulars are renamed as At B and Q as Al, BR and QR respectively.

On designates the least significant bit of multiplier in register. QR. An entire fliptlop Qn+1 is appended to QR to facilitate. a double inspection of multiplier. The flowschart for Booth algorithm for Multiplication ( Signed 2k Complement Huttply Numbers) 4 Multoplicand in BR Hertiplier in OR ACK-O QuALE O =10 201 an any 200 ACE ACT BR. ACE ACT BR +1 ĥ =11 aisha (ACBQR) SCE SC-1 #0 20 SC End Carpanation : Sattally The "Aic and Quit is cleaned to o' and the Sequence. Counter 18 Set to a number n'equal to number of bibling routifier. The two bits of the multiplies of and Qnei are inspected. St-tre bits are equal to 10, 14 means the first i' has been encountered This requires a subtraction of multiplicand from the partial product on AG If two bits are equal to OI, it means that the first of  $\rightarrow$ "In String O's has been encountered. This requires addition of Hustipliand to the partial posseluct to Ac. -> when the two bits are equal, the partial product does not Change.

The reat step is to shift light the pouldal pooduct and the reverspleez (including bit Qn+1). This is an autometic shift signat (ashr) operation coursel Shifts "Ac" and "ge" to right, and loaised the Sign bit in Ac Unchanged. The Sequence Counter is decremented and the loop Sans n'times-4. asample of Host plication Book algorithm ((=9)x(-13) = +117)

. . . .

-	_	-	_
_	_	_	

1

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	BRZLOUI			Li I	
Qn Qx+1	BR+1=01001	Ac	Qr	que	Sc.
	Drittal	රගොග	10011	0	ر ۱ کا
l O	Subbrack BR.	01001			
	a sha	00100	11001	ł.	
L L	ashe	00010	01100	۵	011
01	Add BR	11001			~ 1 ~
5	ashe	11100	101	00	00
60	ashz	01110	010	11 0	001
10	Subbrack BR	0100	<u> </u> 		
2	ashe	0001	r Loc	@_[	000
				2	

Heray Hustiplies > Checking the bible of Multiplier one at a time and farming Partial product is a Sequential operation that requires a Sequence of Odd and shift microoperation. -) The multiplication of two binary numbers can be done. with one micro-operation by means of a ( Combinational Circuit. that formethe product bibs all at Once. > This is a fast way of Huttiplying two numbers Since all it takes is the time for the Signale ( to propogate through. the gate that form Hultplication Variage à bit by a bit any multiplier. ea: ao PO ы 60 261 Co HA HA C, C2 C3 eas s 2 bit number 60 61 2 bit number ai ao

ары арыр. агы агыр

l3 € c2 c1 co.

್ರತಿ 'ಜಿ' ಕ್ರೈನಿ ಮನ್ನು ಸ್ಮಾರ್ ಸಿಂತ್ ಸ್ಪೇರ್ ಸಂಗ

> The Multiplicand bibs are bi and bo, routtiplier bibs are. a and do and the product bits are C3, C2, C1 and CO. -> The first partial product is obtained by mustiplying do by bibo. the Huttiglication of two bits los bo produces it it both one.  $\rightarrow$ i, Otherworke it produces of. This is identical to AND Operation. > The Second partial product is formed by routiplying all by bibo and k shifted one position to V left. -) The two partial products are added with two half adder. Chevit. -> The Combinational Chavit with Hone bits Can be Constructed in Similar fashion. The binary output in each level of AND gave is added in parallel. with partial product of previous level to form a New peutial product (en:2) Consider a multiplier that multiplies binary number of t bits with a 3 bit number. > The Huttiplicand is represented as b3 b2 bibo and the. multiplies by 02 a1 ao. The logic dignario of Hustiplier & Shown as She the K24 and g23, we need. T 12 And goods and two it bit addees to pooduce a pooduct of. deren bits, ( i+ k) bits .



Droision Algorithm > The basis tos the Algorithm "involves Sepetitive Shifting and addition or Subtraction operation. Binary division be Simpler than decimal division because the. quotient digits are lither is at "I' and there is no need to extimate how many-times the dividend files into the divisors. 147/11=13 with remainder 4 en 00001101 ( quotient Divisor -> 1011 10010011 & dividend 001110 partial remaindus. >001111 1011 100 ( Remaindly. \*) that the bits of dividend the enamined from left to right,

- Until the set of bits commined represent the number greater than al. Course abouters.
- \* Until this event exacuse des one placed in Questient from left to right.
- + when event occure it is placed in quotient and division is subtracked from-tone porticel dividend. The result is referred as porticel reproducter.
- \* At each cycle the additional bits from the dividend are appended to the partial remainder. Unititude rescut is greaker than an equation, droves of this process Continues all the bits of allocated are Compared

the freed chart of direction algoritan


Assume the distion questor  

$$B_{1} = 0$$
  
 $C_{1} = 0$   
 $C_{2} = 0$   
 $C$ 

The User of a computer

The CPU ( central processing unit) with an authmetic logic Unit Can perform authmetic microoperations with binary data. To perform. Authmetic operations with decimal data, it is necessary to Convert the input decimal numbers to binary, and perform calculations, finally Convert the Gesuits into decimal.

34

Note: When application Call for large amount of Calculations, it becomes Convenient to do the alithmetic alitectly with decimal numbers. Computers capable of performing decimal arithmetic roust Stone the. decimal data in binary Coded form (BCD). The decimal numbers are then applied to decimal Agithmetic Unit for decimal microoperations.

Ca: Electronic Calculators use decimal authmatic Unit because input and output are frequent. Many computers have hardware tos arithmetric Calculations with both birdary and decimal date. It is Responsibility of uses to Specify instructions whether they want the Computer to perform Calculations with binary or decimal date. This decimal authmetric unit can add as Subbread decimal numbers, usually by faming the gis and los Complement of Subtrahend. The decimal authmetric unit Consists of nine binary input variables and five binary output Variables, Since a minimum of tou bits is required to Represent each Cooled decimal degree. Facto Stage must have four inputs for august induces four inputs of addend digit, and an input Cary. The autput induces four inputs of tous digit, and an input Cary. BCD Adder.

The binary numbers labeled by Symbols K, 23,24,72 and 21. Where k'is the Carly and the Subscripts onder the letter z' represents the weights 8,4,2 and i that Can be assigned to fare bits in BCD Code. The First Column in table lists the binary Sums as they appear in the outputs of the bit binary addles. The output Sums of two 1 Listed in Seeding Column and Represented in BeD.

	Binary Sun			BCD Sum								
	ĸ	29	3 24	2,2	2,		C	Sg	54	S.	SI	Decimal
	Ð	0	0	0	0		0	0	0	0	0	0
	0	0	0	0	1		0	0	0	0	J	1
	0	Θ	Ο	۱.	0		0	0	0	1	0	2
	0	0	0	١.	I		0	0	0	I.	I	3
	0	0	١	0	0		θ	ථ	۱.	0	0	н
	0	Ю	ι	0	۱		0	0	١	0	t	S
	0	O	١	l	0		0	0	1	r	0	6
	0	0	١	ĸ	L		0	0	ł	ł	• 8	7
	O	-	~	0	Ő		0	۱	O	0	Ð	8
	0	Ň	0	0	ĩ		0	5	0	Ø	ŧ	9
-					<u></u>		1	O	0	0	0	10
(	$\bigcirc$	t	Ģ	t .				~	~		1	1.
(	Ð	l	0	1	1			S	C	0		
(	3	١	١	0	0		1	Ð	0	4	0	12
	0	K	ł	C	> 1		ł	O	O	۲.	1	13
	0	ı	۱	ι	0		I.	$\mathcal{O}$	۱	0	0	14
	0	Ł	ł	t 🏚	1		l	Ð	ł	0	١	ເຮ
		~	Θ	ð	0		1	0	ι	L	0	(6
	1	0	-	_				•	1		,	ly
	ι	0	O	0	1		1	0	L	1	·	18-
	t	0	0	L	0.		1	1	Ø	00		10
	1		$\cap$	t	ι		1	1	0	0 1		17

By Chamining the table it is apparent that when binay sum is equal to one left than loo1, the Corresponding BCD number is identical and no Conversion is needed. When binay such is greater than loo1, we. Obtain an non-halled BCD number. The biddition of binary 6 (0110) to the binary sum Converts to Comment BCD and alwas pooducer output Carry as required.



The above Circuit adds two BCD digits in paralul and produces the. Sum allo in BCD. The Correction Logic 1s included in internal Construction. The logic Circuit detects the necessary Correction. It is Obvious that a Correction is needed when binary (Sum has an output Carry K21. The Condition for Correction and Output Carry Car be. C = K + Z824 + Z822 When C=1, it is necessary to add. Ollo (6) to the binary Sum and provide. Output Carry to nerri Stage.

. . . . .

# THE 8086 MICROPROCESSOR

### 1.1 FEATURES OF 8086

- The 8086 is a 16 bit processor.
- The 8086 has a 16 bit Data bus.
- The 8086 has a 20 bit Address bus.
- Direct addressing capability 1 M Byte of Memory (2<sup>20</sup>).
- It provides fourteen 16-bit register.
- 24 Operand addressing modes.
- Bit, Byte, Word, and Block operations.
- 8 and 16-bit Signed and Unsigned arithmetic operations including multiply and divide.
- Four general-purpose 16-bit registers: AX, BX, CX, DX
- Two Pointer group registers: Stack Pointer (SP), Base Pointer (BP)
- Two Index group registers: Source Index (SI), Destination Index (DI)
- Four Segment registers: Code Segment (CS), Data Segment (DS), Stack Segment (SS), Extra Segment (ES)
- 6 status flags and 3 control flags.
- Memory is byte-addressable—each address stores an 8-bit value.
- Addresses can be up to 32 bits long, resulting in up to 4 GB of memory.
- Range of clock rates: 5 MHz for 8086, 8 MHz for 8086-2, 10 MHz for 8086-1
- Multibus system compatible interface
- Available in 40pin Plastic Package and Lead Cerdip.

## 1.2 8086 MICROPROCESSOR ARCHITECTURE

The internal functions of the 8086 processor are partitioned logically into two processing units as shown in the Fig.1.1.





#### Fig. 1.1. Architecture of 8086

- 1. Bus Interface Unit (BIU)
- 2. Execution Unit (EU)

1.2

The BIU and EU function independently. The BIU interfaces the 8086 to the outside world. The BIU fetches instructions, reads data from memory and ports, and writes data to memory and I/O ports.

EU receives program instruction codes and data from the BIU, executes these instructions and stores the results either in the general registers or output them through the BIU. EU has no connections to the system buses. It receives and outputs all its data through the BIU.

The BIU contains

- 1. Segment registers
- 2. Instruction pointer
- 3. Instruction queue

The EU contains

1. ALU

2. General purpose registers

3. Index registers

4. Pointers

5. Flag register

### 1.2.1 General Purpose Registers

All general registers of the 8086 microprocessor can be used for arithmetic and logic operations. The 16 bit general registers are:

1. Accumulator register (AX)

2. Base register (BX)

3. Count register (CX)

4. Data register (DX)

(i) Accumulator register

It consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX. AL contains the low-order byte of the word, and AH contains the high-order byte. Accumulator can be used for I/O operations and string manipulation.

### (ii) Base register

It consists of two 8-bit registers BL and BH, which can be combined together and used as a 16-bit register BX. BL contains the low-order byte of the word, and BH contains the high-order byte. BX register usually contains a data pointer used for based, based indexed or register indirect addressing.

(iii) Count register

It consists of two 8-bit registers CL and CH, which can be combined together and used as a 16-bit register CX. When combined, CL register contains the low-order byte of the word, and CH contains the high-order byte. Count register can be used as a counter in string manipulation and shift/rotate instructions.

### (iv) Data register

It consists of two 8-bit registers DL and DH, which can be combined together and used as a 16-bit register DX. When combined, DL register contains the low-order byte of the word, and DH contains the high-order byte. Data register can be used as a port number in I/O operations. In integer 32-bit multiply and divide instruction the DX register contains high-order word of the initial or resulting number.

Microprocessors and Microcontrollers

### 1.2.2 Segment Registers

1.4

Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for instructions, stack, data and extra data. The segment registers are:

1. Code segment (CS)

2. Stack segment (SS)

3. Data segment (DS)

4. Extra segment (ES)

(i) Code segment (CS)

It is a 16-bit register containing address of 64 KB segment with processor instructions. The processor uses CS register for all accesses to instructions referenced by instruction pointer (IP) register. CS register cannot be changed directly. The CS register is automatically updated during FAR JUMP, FAR CALL and FAR RET instructions.

(ii) Stack segment (SS)

It is a 16-bit register containing address of 64KB segment with program stack. By default, the processor assumes that all data referenced by the stack pointer (SP) and base pointer (BP) registers are located in the stack segment. SS register can be changed directly using POP instruction.

(iii) Data segment (DS)

It is a 16-bit register containing address of 64KB segment with program data. By default, the processor assumes that all data referenced by general registers (AX, BX, CX, DX) and index register (SI, DI) is located in the data segment. DS register can be changed directly using POP and LDS instructions.

(iv) Extra segment (ES)

It is a 16-bit register containing address of 64KB segment, usually with program data. By default, the processor assumes that the DI register references the ES segment in string manipulation instructions. ES register can be changed directly using POP and LES instructions.

It is possible to change default segments used by general and index registers by prefixing instructions with a CS, SS, DS or ES prefix.

1.2.3 Pointer Registers

(i) Stack Pointer (SP)

It is a 16-bit register pointing to program stack.

(ii) Base Pointer (BP)

It is a 16-bit register pointing to data in the stack segment. BP register is usually used for based, based indexed or register indirect addressing.

### The 8086 Microprocessor

#### 1.2.4 Index Registers

### (i) Source Index (SI)

It is a 16-bit register. SI is used for indexed, based indexed and register indirect addressing, as well as a source data address in string manipulation instructions.

(ii) Destination Index (DI)

It is a 16-bit register. DI is used for indexed, based indexed and register indirect addressing, as well as a destination data address in string manipulation instructions.

### 1.2.5 Instruction Pointer (IP)

It is a 16-bit register. The operation is same as the program counter. The IP register is updated by the BIU to point to the address of the next instruction. Programs do not have direct access to the IP, but during execution of a program the IP can be modified or saved and restored from the stack.

### 1.2.6 Flag register

It is a 16-bit register containing nine 1-bit flags:

Six status or condition flags (OF, SF, ZF, AF, PF, CF)

Three control flags (TF, DF, IF)

- **Overflow Flag** (OF) set if the result is too large positive number, or is too small negative number to fit into destination operand.
- Sign Flag (SF) set if the most significant bit of the result is set.
- Zero Flag (ZF) set if the result is zero.
- Auxiliary carry Flag (AF) set if there was a carry from or borrow to bits 0-3 in the AL register.
- Parity Flag (PF) set if parity (the number of "1" bits) in the low-order byte of the result is even.
- Carry Flag (CF) set if there was a carry from or borrow to the most significant bit during last result calculation.
- Trap or Single-step Flag (TF) if set then single-step interrupt will occur after the next instruction.
- Direction Flag (DF) if set then string manipulation instructions will autodecrement index registers. If cleared then the index registers will be autoincremented.
- Interrupt-enable Flag (IF) setting this bit enables maskable interrupts.

1.5

6							М	icropro	cessors	and Mic	rocont	rollers
		AH BH			AL BL		Ac Ba	cumula se	tor (A	XX) BX)		
-		<u> </u>			CL		Co	unt	(C	CX)		-
		DH			DL		Da	ta	(E	DX)		
			S	P.			Sta	ck Poin	ter			
			В	Р		i,	Ba	se Poin	ter			
			S	Ι			So	urce Ind	lex			
			D	I			De	stinatio	n Index	2		
		-	C	S		19	-   Co	de Segn	nent			
	*		D	S	ē.		Da	ta Segm	ent			
		. –	S	S			Sta	ck Segr	nent			
			E	S	t.	10 11	Ext	tra Segr	nent			
							J	Ũ				
			II	)			Ins	truction	Pointe	er.		
L							]					
C	)F	DF	IF	TF	SF	ZF	AF	PF	CF	Flags		



### 1.2.7 Instruction Queue

1.6

- The instruction queue is a First-In-First-out (FIFO) group of registers where 6 bytes of instruction code is pre-fetched from memory ahead of time. It is being done to speed-up program execution by overlapping instruction fetch and execution. This mechanism is known as **PIPELINING**.
- If the queue is full, the BIU does not perform any bus cycle. If the BIU is not full and can store atleast 2 bytes and EU does not request it to access memory, the BIU may pre-fetch instructions.
- If the BIU is interrupted by the EU for memory access while pre-fetching, the BIU first completes fetching and then services the EU. In case of JMP instruction, the BIU will reset the queue and begin refilling after passing the new instruction to the EU.

### 1.2.8 ALU

It is a 16 bit register. It can add, subtract, increment, decrement, complement, shift numbers and performs AND, OR, XOR operations.

### 1.2.9 Control unit

The control unit in the EU directs the internal operations like RD, WR, M/IO

REGISTER DRGANISATION OF 8086

b

\* 8086 has a powerful Set of regesters known as Grenesal purpose and special purpose registers.

\* All of them are 16 bit them are 16-bit registers.

0

as either 8 bit registers (or) 16 bit registers.

Vaxables and intermediate results temporasily or for other papases 1916 a Counter for Storing offset address for some Parthaulas addressing modes etc.

Used as segment registers, pointers, ender registers are offset storage registers for pasticular addressing modes.



### MEMORY SEGMENTATION

\* Two Types of memory organisations are Commonly used.

These are i)lleress addressing

Space is available to the processor in one linear away. \* In the segmented addressing on the other

hand, the available memory space is divided into "Chunks" Called Segments.

\* Each segment is 64k bytes in size and addressed by one of the segment registers. \* In 8086 system the available memory Space is IMbytes.

\* The 16 bit contents of the segment register gives the starting base address of a Particular Segment.

Within a Segment we need an offset address.

# The Offset address is also 16 bit whe and it is provided by one of the associated pointer or Index register.

RULES FOR MEMORY SEGMENTATION 1. The Four segments can exertap for small Ingrams, In a minimum systems and four segments can start the address 00000049 2. The segment can begin / start at any memory

address which is divisible by 16.



MEMORY SEGMENTATION

ADVANTAGES OF MEMORY SEGMENTATION

1. It Allows the memory addressing capacity to be imbyte even though the address associated with individual instruction us only 16 694.

2. It allows Instruction code, data, Stack and Portion of Program to be more than 64KB long by using more than one code,

data, Stack Segment and extra Segment.

:#3. It facilitates use of seperate memory areas for Argrandate A. It permits a program origins data to be put in different and stack.

Oreas of memory, Cachine the program is encoded.

2.1 8086 SIGNALS



### Fig.2.1. Pin Diagram of 8086

A 40 pin DIP 8086 microprocessor is shown in Fig.2.1. 8086 microprocessor can operate in two modes: Minimum mode and Maximum mode. The pins 24 to 31 have alternate functions for every mode.

### Minimum mode

 $MN/\overline{MX}$  pin is connected to +5V. Used in small systems including only one CPU.

### Maximum mode

 $MN/\overline{MX}$  pin is connected to ground. Used in large systems and systems with more than one processor.

### Minimum Mode Signals:

	Address/data/status	
AD <sub>15</sub> -AD <sub>0</sub>	Address/data bus	Bidirectional, 3-state
A <sub>19</sub> /S <sub>6</sub> -A <sub>16</sub> /S	3 Address/status bus	output,3-state
RD	Read from memory/IO	output,3-state
READY	Ready signal	input
M/IO	Select memory or IO	· output,3-state
WR	Write to memory/IO	output,3-state
ALE	Address latch enable	output
DT/R	Data transmit/receive	output
DEN	Data bus enable	output
BHE /S,	Bus high enable	output
	Stra 10	
INTR	Interrupt request	input
NMI	Non-maskable interrupt	input
RESET	Reset	input
INTA	Interrupt acknowledge	output
HOLD	Hold request	input
ILDA	Hold acknowledge	output
TEST	Test pin tested by WAIT instruction	input
IN/MX	Minimum/maximum mode, 5V	input
LK	Clock pin for basic timing signal	input
r.	Power supply, +5 V	
ND	Ground connection. 0V	

2.2

### Maximum Mode Signals:

	Address/data/status	
AD <sub>15</sub> -AD <sub>0</sub>	Address/data bus	Bidirectional, 3-state
A <sub>19</sub> /S <sub>6</sub> -A <sub>16</sub> /S <sub>3</sub>	Address/status bus	output,3-state
RD	Read from memory/IO	output,3-state
READY	Ready signal	input
BHE /S7	Bus high enable	output
$\overline{S_2}, \overline{S_1}, \overline{S_0}$	Status/handshake bits indicating the function of the current bus cycle	output
INTR	Interrupt request	input
NMI	Non-maskable interrupt	input
RESET	Reset	input
$\overline{RQ}/\overline{GT_1}, \overline{RQ}/\overline{GT_0}$	Request/grant pins for bus access	bidirectional
LOCK	Used to lock the bus, activated by LOCK prefix on any instruction	output
QS <sub>1</sub> ,QS <sub>0</sub>	Queue status	output
TEST	Test pin tested by WAIT instruction	input
$MN/\overline{MX}$	Minimum/maximum mode, 0V	input
CLK	Clock pin for basic timing signal	input
V <sub>cc</sub>	Power supply, +5 V	
GND	Ground connection, 0V	

## 2.1.1 Address / Data Bus (AD<sub>15</sub>-AD<sub>0</sub>)

The multiplexed Address/ Data bus acts as address bus during the first part of machine cycle (T1) and data bus for the remaining part of the machine cycle.

## 2.1.2 Address/Status (A15/S, A15/S, A1/S, A15/S)

During T1 these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during T2, T3, T<sub>warr</sub>, T4. The status of the interrupt enable FLAG bit ( $S_5$ ) is updated at the beginning of each CLK cycle. Function of status bits  $S_3$  and  $S_4$  as shown below:

S4	S <sub>3</sub>	Function
0	0	ES, Extra segment
0	~ <b>1</b>	SS, Stack Segment
1	0	CS, Code segment
1	1	DS, Data segment

### 2.1.3 Bus High Enable/Status ( $\overline{BHE}/S_{\gamma}$ )

During T1 the bus high enable signal ( $\overline{BHE}$ ) should be used to enable data onto the most significant half of the data bus, pins  $D_{15}\pm D_8$ .

 $\overline{BHE}$  is LOW during T1 for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. The S<sub>7</sub> status information is available during T2, T3, and T4.

BHE	A	Characteristics
0	0	Whole word
0	1	Upper byte from/to odd address
1	0	Lower byte from/to even address
-1	1	None

### 2.1.4 Read (RD)

This signal is used to read data from memory or I/O device which reside on the 8086 local bus.

### 2.1.5 Ready

If this signal is low the 8086 enters into WAIT state. The READY signal from memory/ IO is synchronized by the 8284A clock generator to form READY. This signal is active HIGH.

### 2.1.6 Interrupt Request (INTR)

It is a level triggered maskable interrupt request. A subroutine is vectored via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.

### $2.1.7 \overline{\text{TEST}}$

This input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.

## 8086 System Bus Structure

## 2.1.8 Non-Maskable Interrupt (NMI)

It is an edge triggered input which causes a type 2 interrupt. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the end of the current instruction.

### 2.1.9 Reset

This signal is used to reset the 8086. It causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution when RESET returns LOW.

### 2.1.10 Clock (CLK)

This signal provides the basic timing for the processor and bus controller. The clock frequency may be 5 MHz or 8 MHz or 10 MHz depending on the version of 8086.

2.1.11 V<sub>cc</sub>

It is a +5V power supply pin.

### 2.1.12 Ground (GND)

Two pins (1 and 20) are connected to ground ie, 0 V power supply.

## 2.1.13 Minimum/Maximum (MN/MX)

This pin indicates what mode the processor is to operate in. The 8086 can be configured in either minimum mode or maximum mode using this pin.

## 2.1.14 Minimum Mode Signals

### MEMORY / IO $(M/\overline{IO})$

It is used to distinguish a memory access from an I/O access. M = HIGH, I/O = LOW.

### WRITE(WR)

It indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the M/IO signal.

### Interrupt Acknowledge (INTA)

This signal indicates recognition of an interrupt request. It is used as a read strobe for interrupt acknowledge cycles.

### Address Latch Enable (ALE)

This signal is used to demultiplex the  $AD_0-AD_{15}$  into  $A_0-A_{15}$  and  $D_0-D_{15}$ . It is a HIGH pulse active during T1 of any bus cycle.

### Data Transmit/Receive (DT/R)

This signal desires to use a data bus transceiver (8286/8287). It is used to control the direction of data flow through the transceiver. A high signal on this pin indicates that 8086 is transmitting the data and low indicates that 8086 is receiving the data.

### Data Enable( DEN )

This signal informs the transceivers (8286/8287) that the 8086 is ready to send or receive data.

#### Hold

This signal indicates that another master (DMA or processor) is requesting the host 8086 to handover the system bus.

## Hold Acknowledge (HLDA)

On receiving HOLD signal 8086 outputs HLDA signal HIGH as an acknowledgement.

## 2.1.15 Maximum Mode Signals

Maximum mode operation differs from minimum mode in that some of the control signals must be externally generated. This requires additional circuitry, however, a chip -the 8288 bus controller- designed for this purpose is available.

Status ( $\overline{S_2}$  ,  $\overline{S_1}$  ,  $\overline{S_0}$  )

These three status signals indicate the type of machine cycle used. These status lines are encoded as shown below:

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Machine cycle
0	0	0	Interrupt acknowledge
0	0	1	I/O read
0	1	0	J/O write
0	1	1	Halt
1	0	0	Opcode fetch
1	0	1	Memory read
1	1	0	Memory write
1	- 1	1	Passive
			4

## Request/Grant ( $\overline{RQ}/\overline{GT_0}$ , $\overline{RQ}/\overline{GT_1}$ )

These pins are used by other local bus masters to force  $\overline{RQ}/\overline{GT_1}$  the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional with  $\overline{RQ}/\overline{GT_0}$  having higher priority than  $\overline{RQ}/\overline{GT_1}$ .

## 8086 System Bus Structure

## LOCK

This signal indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW.

## Queue Status (QS1, QS0)

The queue status is valid during the CLK cycle after which the queue operation is performed. QS1 and QS0 provide status to allow external tracking of the internal 8086 instruction queue.

QS <sub>1</sub>	QS <sub>0</sub>	Characteristics
0	0	No operation
0	1	First byte of opcode from Queue
1	0	Empty the Queue
1	1	Subsequent byte from Queue

11

2.7

PHYSICAL MEMORY ORGANGATION + In an 8086 based System, the IM bytes memory a physically organissed as an odd bank and an even bank, Cach of 512 Kbytes, addressed in parallel by the processor. \* Byte data with an even address is transferred On Dy-Do, while the byte data with an odd address in transferred on Dis-Ds bus lines \* The Processor Provides two enable signals, BHE and Ao for selection of either even or odd or both the \* The instruction Stream is fetched from Memory batters. as words and is addressed internally by the Processings necessory. \* In other words, if the Processor fetches a word and is addressed Enterhally from memory there are different Possibilities, like: 1. Both the bytes may be operands 2. Both the bytes may contain opcode bits. 3. one of the bytes may be opcode while the Other may be data Dis -Da A0=0 BHE = 0 Even Address oddaddees bank bank 8-bet 964 8086 nors remonyl System Der-Va Laces Higher D8-Dis Dyte Byre Do-DT K Mysical menoy of punited or

Scanned by CamScanner

At All the above Possibilities are taken care of by the protestial Decodes circuit egane microprocessor.

If The opcodes and operands are identified by the Enternal decoder circuit which further Derives the strall those act as input to the timing Acontrol unit.

It the timing & control unit then derives out the storals required for execution of the instruction.

If while referring to word data, the BIO requires one or two memory cycles, depending upon whether the statting byte is located at an even or odd address. \* It is always better to locate at an even address,

Only one read or write Cycle is required

\* If the word is cocated at an odd address The first read or write cycle is required to be accently the lower byte while the second one is required foractering

the upper byte

& Thus Noo bus cycles are required, Etaword tes located at an odd address. It ishould be kept In puind that while initialising the structures like stack they should be "miltialised at an even address for efficient operation.

\$ 8086 is a 16 bit microfrocessor and hence canacters two bytes of data in one memory or I lo read priorite operation.

I But the commercially available memory chiles are only byte size, i.e. the can store only one

byte in a memory location.

It To Store 16 bit data, two Successive memory locations are used and the lower byte et 16 bit data can be stored in first memory location. While the second byte is Stored in next location.

# Ina Sixteen bit read or writte operation both of these bytes will be read brivitten that single Machine cycle.

\* A map of an 8086 memory system stasts at 00000H and ends at FFFFFH. 8086 being a 16bit processor is expected to access 16 bit data to / from 8 bit commercially available memory Chips in Pasallel.

Thus birds Do - Dy Qa Ibbirtdata will be to and hered over Do - Dr (lower byte) of a 16bit data bus to/ From shit memory (2) and bit Do - Dis to the 16 bit data will be transferred one Do - Dis the 16 bit data will be transferred one Do - Dis (higher byte) of the 16bit duata bus of the MP. bo /from 8 bit memory(1). Thus to acheive bo /from 8 bit memory(1). Thus to acheive lb bit duata transfer will 8 bit memories, in Parallel, the May of the Complete System byte memoryaddrewes WPU obviously be derided into two memory banks.

The 100000 byte of a 16bit data we stored at the first address of the map sacoble and it is to be transferred over Do-Dr Of the intere Proceedor bus so oppoort must be in 8 bit memory (2) Higher byte of the 16 bit deata we stored in the next address socially; if we to be transferred over Dg - Dir of the million Processor bus sothe address oppoint must be in 86% memory (1)

\* on Similas lines for the next 16 bit data us Stored in the memory, immediately after the Previousone, the lowes byte will be stored at the next address 00002H and it must be in 8 bit memory (2).

\* while the higher byte will be stored at the Next address 00003H that must be in 8 bit memory (1)

Thus if it is Broagiled that the complete memory map of 8086 is filled with 16 bit data, all the 10000 by the (Do-Dr) will be Stoned the 8 bit memory bank(e) and all the higher by thes (DB-Dis) will be stoned in the 8 bit memory bank (1)

\* consequentally it can be observed that and the lower by the have to be stored at even address and all the higher by te have to be stored in Odddress.

# Thus Shit memory bank (1) will be called an odd address bank and the Shit memory bank (2) will be called even address bank.

of The Complete memory map of sort System is thus divided into even and odd address memory banks.

the 8006 transfera 16 bit data.

\* Two signers Ao and BHE Solve

the Problem of selection of apply private memory bounds.

# certain locations in memory are reserved for specific CPU operations. The locations from EFFFOH to EFFFFH are reserved for operations including Jump to initialisatio programme and I/o Processos initialization.

\* The locations boodor to do 3FFH are reserved For intersupt rector table. The interrupt Structure Provides Space for atotal foressupt of 256 vectors. \* The rectors, The CSand Dp foreach intersupt southine requires A bytes for storing intersupt interrupt vector table. F in the intersupt vector table. \* Hence 256 types of Interrupt sequire 256 g \* Hence 256 types of Interrupt sequire 256 g Vector table.

Interrupt ) is an signal => from a hardware from a Program

-) Software interrupt also may called Trap

-) Interrupt service soutive

) programmens using Interrupt to support multilated

Performance overhead & cost of studing & restoring process states & Lost of Hussily the Enterrult Pipeline \* Restaring the instruction into the fire in the process is restarted. 14, 16, 29, RS2

In Put/output Interrupts & CPU Interrupt request line triggered by I/o device \* Interrupt handler seceives Interrupts. > Determines the best course of action A Find but the source of Interrupts generation \* Restarts it when appropriate with the next of Peatin & Returns control to the Proteoryted derives & Analysisis status D Device is finished 3. chuachs DESIC Enterry keybourd Cpu pontes 2 controlles CLOED Interrupt) Inter upt Controlley Integrupt Hardiocore Contd mashable to gnore Ordelay some Intorrepty \* \* Interrupt vector to des parch interrupt to Correct handles, based on prionity > some non maskedble \* Interrupt me chanism also used for execution

#### **INSTRUCTION SET AND PROGRAMMING WITH 8086**

Instruction Formats -Addressing Modes-Instruction Set, Assembler Directives-Macros, Programs Involving Logical, Branch Instructions – Sorting and Evaluating Arithmetic Expressions – String Manipulations-Simple ALPs.

#### Assembler Instruction Format

The general format of an assembler instruction is

#### Label: Mnemonic Operand, Operand ; Comments

Label:

- A label is an identifier that is assigned to the address of the first byte of instruction in which it appears.
- An instruction may or may not have label, it provide a symbolic name which is used in branch instruction to branch to the instruction.

#### Mnemonic:

• Mnemonic must present in all instruction. It defines the type of operation such as ADD,SUB MUL etc.

#### **Operand:**

- It may or may not present, depends on the type of instruction.
- One operand may appear. If we use two operands used, then we need to use a comma to separate it.
- If we use two operand, destination operand must appear first and source operand must appear second.

#### Comments:

- After semicolon we can use whatever we want to write.
- It is optional.

### **ADDRESSING MODES :**

The different ways in which a source operand is denoted in an instruction are known as the addressing modes. There are 8 different addressing modes in 8086 programming. They are

- 1. Immediate addressing mode
- 2. Register addressing mode
- 3. Direct addressing mode
- 4. Register indirect addressing mode
- 5. Based addressing mode
- 6. Indexed addressing mode.
- 7. Based indexed addressing mode
- 8. Based, Indexed with displacement.

**Immediate addressing mode**: The addressing mode in which the data operand is a part of the instruction itself is called Immediate addressing mode.

For Ex: MOV CX, 4847 H ADD AX, 2456 H MOV AL, FFH

• **Register addressing mode :** Register addressing mode means, a register is the source of an operand for an instruction.

For Ex : MOV AX, BX copies the contents of the 16-bit BX register into the 16-bit AX register.

EX : ADD CX,DX

• **Direct addressing mode:** The addressing mode in which the effective address of the memory location at which the data operand is stored is given in the instruction.i.e the effective address is just a 16-bit number is written directly in the instruction.

For Ex: MOV BX, [1354H] MOV BL,[0400H]

. The square brackets around the 1354 H denotes the contents of the memory location. When executed, this instruction will copy the contents of the memory location into BX register. This addressing mode is called direct because the displacement of the operand from the segment base is specified directly in the instruction.

- **Register indirect addressing mode**: Register indirect addressing allows data to be addressed at any memory location through an offset address held in any of the following registers: BP, BX, DI and SI.
- Ex: MOV AX, [BX]. Suppose the register BX contains 4675H ,the contents of the 4675 H are moved to AX. ADD CX,{BX}
- **Based addressing mode**: The offset address of the operand is given by the sum of contents of the BX or BP registers and an 8-bit or 16-bit displacement.
- Ex: MOV DX, [BX+04]

ADD CL,[BX+08]

- Indexed Addressing mode: The operands offset address is found by adding the contents of SI or DI register and 8-bit or 16-bit displacements.
- Ex: MOV BX,[SI+06] ADD AL,[DI+08]
- **Based -index addressing mode:** The offset address of the operand is computed by summing the base register to the contents of an Index register.

Ex: ADD CX,[BX+SI]

MOV AX,[BX+DI]

• **Based Indexed with displacement mode:** The operands offset is computed by adding the base register contents, an Index registers contents and 8 or 16-bit displacement. Ex : MOV AX,[BX+DI+08]

ADD CX,[BX+SI+16]

#### **INSTRUCTION SET OF 8086**

Operand types:

REG: AX, BX, CX, DX, AH, AL, BL, BH, CH, CL, DH, DL, DI, SI, BP, SP.

SREG: DS, ES, SS, and only as second operand: CS.

The 8086 microprocessor supports 6 types of Instructions. They are

- 1. Data transfer instructions
- 2. Arithmetic instructions
- 3. Bit manipulation instructions
- 4. String instructions
- 5. Program Execution Transfer instructions (Branch & loop Instructions)
- 6. Processor control instructions

**1. Data Transfer instructions** :These instructions are used to transfer the data from source operand to destination operand. All the store, move, load, exchange ,input and output instructions belong to to this group.

#### General purpose byte or word transfer instructions:

- MOV : Copy byte or word from specified source to specified destination
- PUSH : Push the specified word to top of the stack
- POP : Pop the word from top of the stack to the specified location
- PUSHA : Push all registers to the stack
- POPA : Pop the words from stack to all registers
- XCHG : Exchange the contents of the specified source and destination operands one of which may be a

register or memory location.

XLAT : Translate a byte in AL using a table in memory

#### Simple input and output port transfer instructions

- 1. IN : Reads a byte or word from specified port to the accumulator
- 2. OUT : Sends out a byte or word from accumulator to a specified port

#### Special address transfer instructions

- 1. LEA : Load effective address of operand into specified register
- 2. LDS : Load DS register and other specified register from memory
- 3. LES : Load ES register and other specified register from memory.

#### Flag transfer registers

- 1. LAHF : Load AH with the low byte of the flag register
- 2. SAHF : Store AH register to low byte of flag register
- 3. PUSHF : Copy flag register to top of the stack
- 4. POPF : Copy word at top of the stack to flag register

**2.** Arithmetic instructions : These instructions are used to perform various mathematical operations like addition, subtraction, multiplication and division etc....

#### Addition instructions

1.ADD : Add specified byte to byte or word to word

2.ADC : Add with carry

3.INC : Increment specified byte or specified word by 1

- 4.AAA : ASCII adjust after addition
- 5.DAA : Decimal (BCD) adjust after addition

#### Subtraction instructions

- 1. SUB : Subtract byte from byte or word from word
- 2. SBB : Subtract with borrow
- 3. DEC : Decrement specified byte or word by 1
- 4. NEG : Negate or invert each bit of a specified byte or word and add 1(2's complement)
- 5. CMP : Compare two specified byte or two specified words
- 6. AAS : ASCII adjust after subtraction
- 7. DAS : Decimal adjust after subtraction

#### **Multiplication instructions**

- 1. MUL : Multiply unsigned byte by byte or unsigned word or word.
- 2. IMUL : Multiply signed bye by byte or signed word by word
- 3. AAM : ASCII adjust after multiplication

#### **Division instructions**

- 1. DIV : Divide unsigned word by byte or unsigned double word by word
- 2. IDIV : Divide signed word by byte or signed double word by word
- 3. AAD : ASCII adjust after division
- 4. CBW : Fill upper byte of word with copies of sign bit of lower byte
- 5. CWD : Fill upper word of double word with sign bit of lower word.

**3. Bit Manipulation instructions :** These instructions include logical , shift and rotate instructions in which a bit of the data is involved. **Logical** 

#### instructions

- 1. NOT :Invert each bit of a byte or word.
- 2. AND : ANDing each bit in a byte or word with the corresponding bit in another byte or word.
- 3. OR : ORing each bit in a byte or word with the corresponding bit in another byte or word.
- 3. XOR : Exclusive OR each bit in a byte or word with the corresponding bit in another byte or word.
- 4. TEST :AND operands to update flags, but don't change operands.

#### Shift instructions

- 1. SHL/SAL : Shift bits of a word or byte left, put zero(S) in LSBs.
- 2. SHR : Shift bits of a word or byte right, put zero(S) in MSBs.
- 3. SAR : Shift bits of a word or byte right, copy old MSB into new MSB.

### **Rotate instructions**

- 1. ROL : Rotate bits of byte or word left, MSB to LSB and to Carry Flag [CF]
- 2. ROR : Rotate bits of byte or word right, LSB to MSB and to Carry Flag [CF]
- 3. RCR :Rotate bits of byte or word right, LSB TO CF and CF to MSB
- 4. RCL :Rotate bits of byte or word left, MSB TO CF and CF to LSB

### 4. String instructions

A string is a series of bytes or a series of words in sequential memory locations. A string often consists of ASCII character codes.

- 1. REP : An instruction prefix. Repeat following instruction until CX=0
- 2. REPE/REPZ : Repeat following instruction until CX=0 or zero flag ZF=1
- 3. REPNE/REPNZ : Repeat following instruction until CX=0 or zero flag ZF=1
- 4. MOVS/MOVSB/MOVSW: Move byte or word from one string to another
- 5. COMS/COMPSB/COMPSW: Compare two string bytes or two string words
- 6. LODS/LODSB/LODSW: Load string byte in to AL or string word into AX

#### **5.Program Execution Transfer instructions**

These instructions are similar to branching or looping instructions. These instructions include conditional & unconditional jump or loop instructions.

#### **Unconditional transfer instructions**

- 1. CALL : Call a procedure, save return address on stack
- 2. RET : Return from procedure to the main program.
- 3. JMP : Goto specified address to get next instruction

#### **Conditional transfer instructions**

- 1. JA/JNBE : Jump if above / jump if not below or equal
- 2. JAE/JNB : Jump if above /jump if not below
- 3. JBE/JNA : Jump if below or equal/ Jump if not above
- 4. JC : jump if carry flag CF=1
- 5. JE/JZ : jump if equal/jump if zero flag ZF=1
- 6. JG/JNLE : Jump if greater/ jump if not less than or equal
- 7. JGE/JNL : jump if greater than or equal/ jump if not less than
- 8. JL/JNGE : jump if less than/ jump if not greater than or equal
- 9. JLE/JNG : jump if less than or equal/ jump if not greater than
- 10. JNC : jump if no carry (CF=0)
- 11. JNE/JNZ : jump if not equal/ jump if not zero(ZF=0)
- 12. JNO : jump if no overflow(OF=0)
- 13. JNP/JPO : jump if not parity/ jump if parity odd(PF=0)
- 14. JNS : jump if not sign(SF=0)
- 15. JO : jump if overflow flag(OF=1)
- 16. JP/JPE : jump if parity/jump if parity even(PF=1)
- 17. JS : jump if sign(SF=1)

### **6.Iteration control instructions**

These instructions are used to execute a series of instructions for certain number of times.

- 1. LOOP :Loop through a sequence of instructions until CX=0
- 2. LOOPE/LOOPZ : Loop through a sequence of instructions while ZF=1 and CX = 0
- 3. LOOPNE/LOOPNZ : Loop through a sequence of instructions while ZF=0 and CX = 0
- 4. JCXZ : jump to specified address if CX=0

### 7. Interrupt instructions

- 1. INT : Interrupt program execution, call service procedure
- 2. INTO : Interrupt program execution if OF=1
- 3. IRET : Return from interrupt service procedure to main program
- 1. BOUND : Check if effective address within specified array bounds

#### **8.Processor control instructions**

Flag set/clear instructions

- 1. STC : Set carry flag CF to 1
- 2. CLC : Clear carry flag CF to 0
- 3. CMC : Complement the state of the carry flag CF
- 4. STD : Set direction flag DF to 1 (decrement string pointers)
- 5. CLD : Clear direction flag DF to 0
- 6. STI : Set interrupt enable flag to 1(enable INTR input)
- 7. CLI : Clear interrupt enable Flag to 0 (disable INTR input)

#### **10. External Hardware synchronization instructions**

- 1. HLT : Halt (do nothing) until interrupt or reset
- 2. WAIT : Wait (Do nothing) until signal on the test pin is low
- 3. ESC : Escape to external coprocessor such as 8087 or 8089
- 4. LOCK : An instruction prefix. Prevents another processor from taking the bus while the adjacent instruction executes.

#### ASSEMBLER DIRECTIVES :

Assembler directives are the directions to the assembler which indicate how an operand or section of the program is to be processed. These are also called pseudo operations which are not executable by the microprocessor. The various directives are explained below.

**1. ASSUME** : The ASSUME directive is used to inform the assembler the name of the logical segment it should use for a specified segment.

Ex: ASSUME DS: DATA tells the assembler that for any program instruction which refers to the data segment ,it should use the logical segment called DATA.

**2.DB** -Define byte. It is used to declare a byte variable or set aside one or more storage locations of type byte in memory.

For example, CURRENT\_VALUE DB 36H tells the assembler to reserve 1 byte of memory for a variable named CURRENT\_VALUE and to put the value 36 H in that memory location when the program is loaded into RAM.

**3. DW -Define word.** It tells the assembler to define a variable of type word or to reserve storage locations of type word in memory.

**4**. **DD(define double word**) :This directive is used to declare a variable of type double word or restore memory locations which can be accessed as type double word.

**5.DQ (define quadword) :**This directive is used to tell the assembler to declare a variable 4 words in length or to reserve 4 words of storage in memory .

**6.DT (define ten bytes):** It is used to inform the assembler to define a variable which is **10** bytes in length or to reserve 10 bytes of storage in memory.

**7. EQU – Equate** It is used to give a name to some value or symbol. Every time the assembler finds the given name in the program, it will replace the name with the value or symbol we have equated with that name

8.ORG -Originate : The ORG statement changes the starting offset address of the data.

It allows to set the location counter to a desired value at any point in the program. For example the statement ORG 3000H tells the assembler to set the location counter to 3000H.

9.PROC- Procedure: It is used to identify the start of a procedure. Or subroutine.

**10. END**- End program .This directive indicates the assembler that this is the end of the program module.The assembler ignores any statements after an END directive.

11. ENDP- End procedure: It indicates the end of the procedure (subroutine) to the assembler.

**12.ENDS**-End Segment: This directive is used with the name of the segment to indicate the end of that logical segment.

Ex: CODE SEGMENT : Start of logical segment containing code

CODE ENDS : End of the segment named CODE.

**13. EVEN:** • Align on even memory address. The EVEN directive tells the assembler to increment the location counter to the next even address if it is not already at an even address.

• The 8086 can read a word from memory in one bus cycle if word is at even address, two bus cycles, if word is at Odd address. A NOP instruction is inserted in the location incremented over.
# **Differences between Procedures and Macros**

#### What is macro

A macro is a series of instructions that have a name that the programmer can use anywhere in the program. In addition, a macro begins with the macro directive and ends with the% endmacro directive.

The syntax of Macro is as follows.

% macro macro\_name

<Macro body>

% end macro

The macro\_name helps to identify the macro and the number\_of\_params relates to the number parameters. It is also possible to call the macro using the macro name with the required parameters. If it is necessary to execute the same instruction set several times, the programmer can therefore write these instructions into a macro and use this in his program.

# What is procedure

Procedures are useful in making a large program easier to read, maintain, and change. Typically, a procedure consists of three main sections. First, the procedure name, which helps identify the procedure. Second, the instructions within the body describing the task to be performed. Finally, the return statement, which denotes the return statement.

The syntax of Macro is as follows.

proc\_name:

Procedural bod

RET

# MACRO VERSUS PROCEDURE

# MACRO

# Sequence of instructions that is written within the macro definition to support modular programming

Requires more memory

Does not require CALL and RET instructions

Machine code is generated each time the macro is called

Parameters are passed as a part of statement which calls the macro

Macro executes faster than a procedure

\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_

Eliminates the overhead time to call the procedure and to return the program

TT 10 1 10

# PROCEDURE

Set of instructions which can be called repetitively that performs a specific task

# Requires less memory

Requires CALL and RET instructions

Machine code generates only once

Parameters are passed in registers and memory locations of stack

Procedure executes slower than a macro

Requires more overhead time to call the procedure and to return back to the calling procedure

TT 16 10

. . . . . . . . . . . . . . . . .

#### <u>UNIT-5</u>

#### <u>SYLLABUS</u>

#### **INTERFACING DEVICES:**

8255 PPI- Block Diagram, Various Modes of Operation, Interface D/A and A/D interfacing, Keyboard Interfacing, 8259 Interrupt controller,8279 Keyboard and display controller, seven segment display,8251 serial communication protocol.

### (8255- Programmable Peripheral Interface)

**Def:** The 8255 is a general purpose programmable I/O device designed to transfer the data from I/O to Microprocessor or Microprocessor to I/O devices. It can be used with almost any microprocessor (8 bit, 16 bit or 32 bit). It consists of 24 I/O lines which can be configured as per the requirement

#### Features of 8255:

- 1. It has 24 I/O lines with which it communicates with I/O devices.
- 2. The 24 I/O lines of 8255 are arranges in three ports, i.e., PORT A, PORT B, and PORT C.
- 3. Port A contains 8-bit I/O (PA0-PA7), Port B 8 I/O lines are represented as (PB0-PB7), Port C can be split into two parts, i.e. PORT C lower (PC0-PC3) and PORT C upper (PC7-PC4). It is also 8 bit port.
- 4. These three ports are further divided into two groups, i.e. Group A includes PORT A and Upper PORT C. Group B includes PORT B and Lower PORT C.
- 5. All these ports can be programmed as Input or Output using Control word register (CWR) of 8255.
- 6. Peripheral devices: Printers, keyboards, displays, floppy disk controllers, CRT controllers, machine tools, D-to-A and A-to-D converters, etc are connected to the microprocessor through he 8255A Port Pins.
- 7. It is also called as Parallel Communication Interface.
- 8. It can be operated in two basic modes:
  - i. Bit Set/ResetM ode
  - ii. I/O Mode
- 9. I/O mode is further divided into 3 modes:
  - i. Simple I/O mode (Mode 0)
  - ii. Strobed I/O mode (Mode l)
  - iii. Bidirectional Data Transfer mode (Mode 2)



# Architecture of 8255 Programmable Peripheral Interface

The 8255 consists of Four sections namely

- l. Data Bus Buffer
- 2. Read/Write Control Logic
- 3. Group A Control
- 4. Group B Control

#### <u>l. Data Bus Buffer</u>

This is a Bi-Directional Data Bus used to interface the internal data bus of 8255A to the System Data Bus of 8086. Using IN or OUT instructions, CPU can read or write the data from/to the Data Bus Buffer. It can also be used to transfer control words and status information between C PU and 8255,A..

2. Read/Write Control Logic

This block controls the Chip Selection ( $\overline{CS}$ ), Read ( $\overline{RD}$ ) and Write ( $\overline{WR}$ ) operations. It consists of  $A_0$  and  $A_1$  signals which are generally connected to the MPU address lines  $A_0$  and  $A_1$  respectively. When  $\overline{CS}$  (Chip Select) signal goes LOW, different values of  $A_0$  and  $A_1$  select one of the I/O ports or Control Register as shown in the Table 4.1 given below.

$\overline{CS}$	A <sub>1</sub>	A <sub>0</sub>	Selected
0	0	0	PORT A
0	0	1	PORT B
0	1	0	PORT C
0	1	1	Control Register
1	x	x	8255A is not Selected

#### **Group A Control and Group B Control**

To execute peripheral data transfer, three 8 -bit ports are provided in 8255,{ i.e. ports A, B and C . For the purpose of programming 8255A these ports are grouped as follows

Group A : Port A and Most Significant Bits (MSB) of Port C ( $PC_4 - PC_7$ )

Group B : Port B and Least Significant Bits (LSB) of Port C (PC<sub>0</sub> - PC<sub>3</sub>)

Port A: One 8-bit data output latch/buffer and one 8-bit input latch buffer.

Port B: One 8-bit data input/output latch/buffer.

**Port C:** One 8-bit data output latch/buffer and one 8-bit data input buffer. This port can be divided into two 4-bit ports and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.

#### **Operating Modes :**

l. Bit Set/Reset (BSR) mode

2. I/O Mode

D<sub>7</sub> bit of Control word decides the type of Mode. If it is "1", I/O mode is selected. If it is "0", BSR mode is selected.



#### Bit set/Reset Mode:

- The Bit Set/Reset (BSR) mode is applicable to port C only.
- Each line of port C (PC0 PC7) can be set/reset by suitably loading the control word register as shown in Figure 4.
- BSR mode and I/O mode are independent and selection of BSR mode does not affect the operation of other ports in I/O mode.



BSR control word format

- D7 bit is always 0 for BSR mode.
- Bits D6, D5 and D4 are don't care bits.
- Bits D3, D2 and D1 are used to select the pin of Port C.
- Bit D0 is used to set/reset the selected pin of Port C.
- Selection of port C pin is determined as follows: B3 B2 B1 Bit/pin of port C set.

#### I/O Mode :

The I/O mode is divided in to three modes Mode 0, Mode I and Mode 2 given below.

- 1. Mode 0 Basic I/O Mode
- 2. Mode I Strobed I/O Mode
- 3. Mode2 Bi-Directional Data Transfer Mode



- Mode 0 –In this mode all the three ports (port A, B, C) can work as simple input function or simple output function.
- Mode 1 Handshake I/O mode or strobbed I/O mode. In this mode either port A or port B can work as simple input port or simple output port, and port C bits are used for handshake signals before actual data transmission.

Example: A CPU wants to transfer data to a printer. In this case since speed of processor is very fast as compared to relatively slow printer, so before actual data transfer it will send handshake signals to the printer for synchronization of the speed of the CPU and the peripherals.



## PIN DIAGRAM OF 8255 (Programmable Peripheral interface)

PA,         TD         CS         GND         A,         A,         PC,         PB,         PB	$ \begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 8255A \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ \end{array} $	40 $PA_{4}$ 39 $PA_{5}$ 38 $PA_{6}$ 37 $PA_{7}$ 36 $WR$ 35 $RESET$ 34 $D_{6}$ 33 $D_{7}$ 32 $D_{2}$ 31 $D_{3}$ 30 $D_{4}$ 29 $D_{5}$ 28 $D_{6}$ 27 $D_{7}$ 26 $V_{cc}$ 25 $PB_{7}$ 24 $PB_{6}$ 23 $PB_{8}$ 22 $PB_{4}$ 21 $PB_{6}$ 23 $PB_{7}$			
1 02	Pin Diagram	of 8255A			
Data Bus $(D_{7}, D_0)$ H	Bi-directional, tri state 8-bit da to the System Data Bus.	ata bus. This is used to interface 8255A			
RD (Read) I	It enables the 8255A to send the data or status information to the CPU on the data bus i.e. it allows the CPU to read the data or status word from 8255A.				
WR (Write)	allows the CPU to write the data or control words in to 825				
$A_0$ and $A_1$	When $\overline{CS} = 0$ , these signals $A_0$ and $A_1$ are used to control the election of ports and Control Register.				
RESET (	A "high" signal of this input clears the Control Register and all ports A, B and C)				
CS (Chip Select)	It enables the communication	enables the communication between 8255A and the CPU.			
PA <sub>0</sub> -PA <sub>7</sub> H	Port A bidirectional I/O pins	A bidirectional I/O pins			
PB <sub>0</sub> -PB <sub>7</sub> H	Port B bidirectional I/O pins	bidirectional I/O pins			
PC <sub>0</sub> -PC <sub>7</sub>	Port C bidirectional I/O pins				

# **INTEL 8259 (Programmable Interrupt controller)**

#### **Introduction:**

- The dictionary meaning of 'Interrupt' is to break the sequence of operation.
- While CPU (Processor) is executing a program when interrupt occurs it breaks the normal sequence of execution and diverts its execution to some other program called as Interrupt service routine (ISR) or Sub program.
- After execution of sub program the control is transferred to Once again to main program which was being executed at the time of interrupt.

The Intel 8259 is a Programmable Interrupt Controller (PIC) designed for the Intel 8085 and Intel 8086 microprocessors.

<u>Defnition:</u> PIC is a device which is used to increase the interrupt handling capacity of the microprocessor.

#### **Features:**

- 1. The Intel 8259A Programmable Interrupt Controller handles up to eight vectored priority interrupts for the CPU.
- 2. It is cascadable for up to 64 vectored priority interrupts without additional circuitry.
- 3. It is packaged in a 28-pin DIP, requires a single 5V supply.
- 4. The 8259 combines multiple interrupt input sources into a single interrupt output to the host microprocessor, extending the interrupt levels available in a system beyond the one or two levels found on the processor chip.
- 5. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), checks whether the incoming request has a higher priority value than the level currently being serviced, and issues an interrupt to the CPU based on this determination.
- 6. It minimize the software and real-time overhead in handling multiple interrupt priorities

# **Block diagram of 8259 (Programmable Interrupt controller)**

#### Internal Block Diagrma



**Data bus buffer**: It is a bidirectional data bus that interfaces 8259 bus to Microprocessor system data bus. Control word, status information pass through the data bus buffer during read or writes operation.

**<u>Read/Write control logic</u>**: This block is responsible to accept the control words from the Microprocessor. This block also allows the status of the 8259 to be transferred on to the data bus.

- CS (CHIP SELECT): A LOW on this input enables the 8259A. No reading or writing of the chip will occur unless the device is selected.
- WR (WRITE): A LOW on this input enables the CPU to write control words (ICWs and OCWs) to the 8259A.
- RD (READ): A LOW on this input enables the 8259A to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR), or the Interrupt level onto the Data Bus.
- A0: This input signal is used in conjunction with WR and RD signals to write commands into the various command registers, as well as reading the various status registers of the chip. This line can be tied directly to one of the address lines.
- <u>The CASCADE BUFFER/COMPARATOR</u>: This function block stores and compares the IDs of all 8259A"s used in the system. The associated three I/O pins (CAS0-2) are outputs when the 8259A is used as a master and are inputs when the 8259A is used as a slave. As a master, the 8259A sends the ID of the interrupting slave device onto the CAS0 2 lines. The slave thus selected will send its preprogrammed subroutine address onto the Data Bus during the next one or two consecutive INTA pulses.

#### <u>Control Logic:</u>

**INT:** This pin goes high whenever a valid interrupt request is occurred. It is used to interrupt the Microprocessor(CPU) and is connected to the interrupt input of the Microprocessor(CPU).

**INTA:** The processor acknowledges with the Interrupt acknowledge signal when it accepts the interrupt.

### **INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)**

- The **IRR** is used to store all the interrupt levels which are requesting service; and the **ISR** is used to store all the interrupt levels which are being serviced.
- **PRIORITY RESOLVER:** This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA pulse.
- **INTERRUPT MASK REGISTER (IMR)**: The IMR stores the bits which mask the interrupt lines to be masked. The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower quality.

# Connection of 8259A with 8086 microprocessor (Single Mode)



In the above diagram if we see the interface connections between 8086 and 8259. The 8259 can support 8 interrupts with the help of IR0 to IR7. The interrupts coming from the interfacing devices are stored in the interrupt request register and the priority resolver will decide whether fixed priority or Rotating priority is selected, and sends the interrupt signal(INT) to the microprocessor to inform that external devices wants the service. Now the 8086 will send an Acknowledgement signal which helps to serve the subroutine, once the interrupt is serviced once again the microprocessor will execute its own task.

The steps are explained here as follows:

#### Interrupt sequence:

1) One or more of the INTERRUPT REQUEST lines (IR $_0$ -IR $_7$ ) are raised high, setting the, corresponding IRR bit(s).

2) The priority resolver checks three registers : The IRR for interrupt requests, the IMR for masking bits, and the ISR for the interrupt request being served. It resolves the priority and sets the INT high when it is appropriate to do so.

3) In response to the INTR signal, 8086 completes current instruction cycle and executes interrupt acknowledge cycle, thus giving an INTA pulse.

4) Upon receiving an INTA from the 8086, the highest priority ISR bit is set and the corresponding IRR bit is reset. Then 8259A places the opcode for CALL instruction on the data bus.

5) The interrupt acknowledge cycles allow the 8259 to release preprogrammed subroutine address onto, the data bus and the subprogram starts execution.

7) This completes the interrupt cycle. In the AEOI (Automatic End of Interrupt) mode the ISR bit is reset at the end of the second INTA pulse.

#### **Initialization Command words:**



- To program this ICW for 8086 we place a logic 1 in bit IC4.
- Bits D7, D6, D5and D2 are don't care for microprocessor operation and only apply to the 8259A when used with an 8-bit 8085 microprocessor.
- This ICW selects single or cascade operation by programming the SNGL bit. If cascade operation is selected, we must also program ICW3.
- The LTIM bit determines whether the interrupt request inputs are positive edge triggered or level-triggered.

CV	V2:					Lov	v order	r bits ar	e 0 sinc	e there	are 8 in	terrupt	s.
A <sub>0</sub>	<b>D</b> <sub>7</sub>	D <sub>6</sub>	<b>D</b> 5	D <sub>4</sub>	D <sub>3</sub>	D2	D <sub>1</sub>	D					
1	<b>T</b> <sub>7</sub>	$T_6$	<b>T</b> <sub>5</sub>	T <sub>4</sub>	<b>T</b> <sub>3</sub>	X	X	x					_
	<b>_</b>								T7-T	3 of In	terrupt V	Vector	
									Audi	css (00	00/0000	o ivioue	<u>,</u>
C													
Se	lects t	the v	ector	num	ber u	sed	with tl	he inter	rupt re	quest	inputs.		
Se. Fo	lects t	the v	ector if w	• num e deci	iber u ide to	sed	with the start of the second s	he inter he 825	rupt re 9A so ti	quest i hat it fi	inputs.	at vec	tor
Fo	lects ( r exai	the v	ector if w	• num e deci	iber u ide to	pro	with tl gram t	he inter the 825	rupt re 9A so tl	hat it fi	inputs. unctions	s at vec	tor
Fo loc	lects ( r exai cation	the v nple is 08	ector , if w H-0F	• num e deci H, we	iber u ide to e plac	proproproproproproproproproproproproprop	with tl gram t 8H int	he inter the 825 to this c	rupt re 9A so tl ommar	quest i hat it fi nd wor	inputs. unctions d.	s at vec	tor
Fo loc Lil	lects ( r exai cation cewis	the v nple Is 08 e, if v	ector , if w H-0F ve de	• num e deci H, we ecide	iber u ide to e place to pro	prop e a 0 ograi	with tl gram t 8H int n the S	he inter the 825 to this c 8259A	rupt re 9A so tl ommar for vect	quest i hat it fi nd wor ors 70	inputs. unctions d. H-77H,	s at vec we pla	tor ce a
Fo Fo loc Lil 70	lects f r exar cation cewis H in t	the v nple is 08 e, if v this I	ector , if w H-0F ve de CW.	num e deci H, we ecide <b>A</b> <sub>0</sub>	iber u ide to plac to pro	prop prop e a 0 ogran <b>D</b> 7	with tl gram t 8H int n the 5 <b>D</b> 6	he inter the 825 to this c 8259A <b>D</b> 5	rupt re 9A so tl ommar for vect <b>D</b> 4	hat it fi nd wor ors 70 <b>D</b> 3	inputs. unctions d. H-77H, <b>D</b> 2	s at vec we pla <b>D</b> 1	tor ce a D
<ul> <li>Se</li> <li>Fo</li> <li>loc</li> <li>Lil</li> <li>70</li> </ul>	lects f r exar cation cewis H in t	the v mple is 08 e, if v this I	ector if w H-0F ve de CW.	e deci H, we ecide $A_0$ 1	iber u ide to place to pro	prop e a 0 ogran D7	with tl gram t 8H int n the D <sub>6</sub> T <sub>6</sub>	the inter the 825 to this c 8259A f D <sub>5</sub> T <sub>5</sub>	rupt re 9A so tl ommar for vect D <sub>4</sub> T <sub>4</sub>	quest i hat it fi ad wor cors 70 D <sub>3</sub> T <sub>3</sub>	inputs. unctions d. H-77H, D <sub>2</sub> A <sub>10</sub>	s at vec we pla D <sub>1</sub> A <sub>9</sub>	tor ce a D A
· Se · Fo loc · Lil 70	lects f r exan cation cewis H in t	the v mple is 08 e, if v this I	ector , if w H-0F we de CW.	• num e deci H, we ecide A <sub>0</sub> 1 • T	iber u ide to place to pro	prop e a 0 ogran D7	with the gram to the second s	the inter the 825 to this c 8259A f D <sub>5</sub> T <sub>5</sub> 0 of inter	rupt re 9A so th ommar for vect D <sub>4</sub> T <sub>4</sub> rrupt ad	quest i hat it fi d wor cors 70 D <sub>3</sub> T <sub>3</sub> Idress	inputs. unctions d. H-77H, <b>D</b> <sub>2</sub> <b>A</b> <sub>10</sub>	s at vec we pla D <sub>1</sub> A <sub>9</sub>	tor ce a D A

# 8279-Keyboard and Display controller

**Definition:** The INTEL 8279 programmable keyboard/display controller is designed specially for interfacing Keyboard and Display to 8085/8086 microprocessor based systems. Introduction:

- 8279 programmable keyboard/display controller simultaneously drives the display of a system and interfaces a Keyboard with the CPU.
- The keyboard display interface first scans the keyboard and identifies if any key has been pressed. It then sends their relative code of the pressed key to the CPU and vice-a-versa. It also transmits the data received from the CPU, to the display device. Both the functions are performed by the controller without involving the CPU.
- The Keyboard is interfaced either in the Interrupt or the polled mode.

# Features of 8279:

- The keyboard section can interface an array of a maximum of 64keys with the CPU.
- The keyboard entries are debounced and stored in an 8 byte FIFO RAM, that is further accessed by the CPU to read the keycodes.
- The 8279 normally provides a maximum of sixteen 7 segment display interface with the CPU.
- If a FIFO contains a valid key entry the CPU is interrupted or polled mode to read the entry.
- Simultaneous keyboard and display operations
- Scanned keyboard mode.
- 8-character keyboard FIFO.
- Right or left entry 16-byte display RAM.
- Used for Interaction between keyboard and different microprocessor.

### 8279 Interfacing with 8086 Microprocessor



#### Pin description of 8279:

#### Data Bus Lines, DB<sub>0</sub> - DB<sub>7:</sub>

These are 8 bidirectional data bus lines used to transfer the data to/from the CPU.

#### CLK:

The clock input is used to generate internal timings required by the microprocessor.

#### **RESET:**

As the name suggests a high on this line is used to Reset the the Intel 8279. when it is enabled the command registers are cleared and 8279 enters in to initial state.

#### **CS Chip Select:**

When this pin is set to low, it allows read/write operations, else this pin should be set to high.

#### A0:

This pin indicates the transfer of command information. When it is low, it indicates the transfer of data.

#### RD, WR:

This Read/Write pin enables the data buffer to send/receive data over the data bus.

#### IRQ:

This interrupt output line goes high when there is data in the FIFO RAM. The interrupt line goes low with each FIFO RAM read operation. However, if the FIFO RAM further contains any key-code entry to be read by the CPU, this pin again goes high to generate an interrupt to the CPU.

#### Vss, Vcc:

These are the ground and power supply lines of the microprocessor.

#### $SL_0 - SL_3$ :

These are the scan lines used to scan the keyboard matrix and display the digits. These lines can be programmed as encoded or decoded, using the mode control register.

#### $RL_0 - RL_7$

These are the Return Lines which are connected to one terminal of keys, while the other terminal of the keys is connected to the decoded scan lines.

#### SHIFT:

The Shift input line status is stored along with every key code in FIFO in the scanned keyboard mode.

#### CNTL/STB - CONTROL/STROBED I/P Mode:

In the keyboard mode, this line is used as a control input and stored in FIFO on a key closure. The line enters the data into FIFO RAM, in the strobed input mode.

#### BD:

It stands for blank display. It is used to blank the display during digit switching.

#### OUTA<sub>0</sub> – OUTA<sub>3</sub> and OUTB<sub>0</sub> – OUTB<sub>3:</sub>

These are the output ports for 16x8 internal display refresh registers. The data from these lines is synchronized with the scan lines to scan the display.

# **Introduction to seven segment display**

# **Introduction:**

- Microprocessor is a device used for Multipurpose, it means it can be used for performing Arithmetic and Logical operations and also used for turning on or off the devices.
- Whenever the information is processed by the Microprocessors, the result obtained by the processor has to be displayed to the user through the output devices (LED, Monitor screen, LCD etc).
- For displaying only numbers, letters and hexadecimal letters, simple 7 segment displays are used.
- The 7 segment type is the least expensive, most commonly used and easiest to interface.
- 7 segment LED display is very popular and it can display digits from 0 to 9 and quite a few characters like A, b, C, ., H, E, e, F, n, o,t,u,y, etc.

#### Seven segment display structure:



- Seven segment displays internally consist of 8 LEDs. In these LEDs, 7 LEDs are used to indicate the digits 0 to 9 and Letters and single LED is used for indicating decimal point.
- Generally seven segments are two types, one is common cathode and the other is common anode.
- Seven-segment displays are widely used in digital clocks, electronic meters, basic calculators, and other electronic devices that display numerical information.

#### Common cathode display:

- In common cathode the cathode of all Led's are connected to common pin and the anodes are left free.
- In the common cathode display, all the cathode connections of the LED segments are joined together to logic "0" or ground. The individual segments are illuminated by application of a "HIGH", or logic "1".



#### Common Anode Display:

- In common anode the anodes of Led's are connected to common pin and the cathodes are left free.
- In the common anode display, all the anode connections of the LED segments are joined together to logic "1". The individual segments are illuminated by applying a ground, logic "0" or "LOW" signal via a suitable current limiting resistor to the Cathode of the particular segment (a-g)



- In Common Anode display, anodes of the all LEDs are connected to Vcc, cathodes are connected to microprocessor port pins via 8255.
- In Common Cathode display, cathodes of the all LEDs are connected to Gnd, anodes are connected to microprocessor port pins via 8255.

DIODE	DATA	STATUS
соммон		
CATHODE	1	ON
	0	OFF
соммон		
ANODE	0	ON
	1	OFF

Depending upon the decimal digit to be displayed, the particular set of LEDs to be lighten up. For instance, to display the numerical digit 0, we will need to light up six of the LED segments corresponding

to a, b, c, d, e and f. Thus the various digits from 0 through 9 can be displayed using a 7-segment display as shown.



Common cathode table for displaying digits starting from 0,1,2.....9.

	h	g	f	е	d	с	b	a	hex value
	0	0	1	1	1	1	1	1	3F
E	0	0	0	0	0	1	1	0	06
B	0	1	0	1	1	0	1	1	5B
E	0	1	0	0	1	1	1	1	<b>4F</b>
4	0	1	1	0	0	1	1	0	66
5	0	1	1	0	1	1	0	1	6D
6	0	1	1	1	1	1	0	1	7 <b>D</b>
$\square$	0	0	0	0	0	1	1	1	07
B	0	1	1	1	1	1	1	1	<b>7</b> F
B	0	1	1	0	1	1	1	1	6F
R	0	1	1	1	0	1	1	1	77
Ы	0	1	1	1	1	1	0	0	7C
	0	0	1	1	1	0	0	1	39
H	0	1	0	1	1	1	1	0	5E
E	0	1	1	1	1	0	0	1	79
<b>F</b>	0	1	1	1	0	0	0	1	71



Block diagram of interfacing Seven Segment Display with 8086 using 8255

• Port A line of the 8255 is buffered and connected to the segments of the seven segment displays, as shown in the table1 .

SL.NO	PORT-LINE	SEGMENT
1.	PA0	A
2.	PA1	В
3.	PA2	C
4.	PA3	D
5.	PA4	E
6.	PA5	F
7.	PA6	G
8.	PA7	DECIMAL POINT

• Port lines PC2, PC1 and PC0 are connected to the inputs of a 74LS145 decoder driver, the outputs of which are connected to the common cathode of the six, Seven-segment displays. The port line combination and corresponding digits enabled are listed in table 2.

SL.NO	PC2	PC1	PC0	DIGIT
1.	0	0	0	D1
2.	0	0	1	D2
3.	0	1	0	D3
4.	0	1	1	D4
5.	1	0	0	D5
6.	1	0	1	D6

To display a word on a display unit Di (i= 0 to 5), the seven segment code of the character to be displayed on the unit is to be output through port A, while the display unit is selected by the combination of PC2 to PC0 bits of port C.

# **Parallel Communication**

In parallel communication the data bits are simultaneously transmitted using multiple communication links between sender and receiver. Here, various links are used and each bit of data is transmitted separately over all the communication link.

• The figure below shows the transmission of 8 byte data using parallel communication technique:



Here, as we can see that for the transmission of 8-bit of data, 8 separate communication links are utilized. This leads to a faster communication between the sender and receiver. But for connecting multiple lines between sender and receiver multiple connecting units are to be present between a pair of sender and receiver.

**Disadvantage**: parallel communication is not suitable for long distance transmission, because connecting multiple lines to large distances is very difficult and expensive.

# **Serial Communication**

In serial communication the data bits are transmitted serially over a common communication link one after the other. Basically it does not allow simultaneous transmission of data because only a single channel is utilized. Thereby allowing sequential transfer rather than simultaneous transfer. • The figure below shows the serial data transmission



It is highly suitable for long distance signal transmission as only a single wire or bus is used. So, it can be connected between two points that are separated at a large distance with respect to each other.

**Disadvantage**: But as only a single data bit is transmitted thus the transmission of data is a quiet time taking process.

Basis of comparision	Serial communication	Parallel communication
Number of communication link used	Single	Multiple
Number of transmitted bit/clock cycle	only one bit.	n number of links will carry n bits.
Data transmission speed	Slow	Comparatively fast
Suitable for	Long distance	Short distance
Cost	Low	High
System Up-gradation	Easy	Quite difficult

# **Comparision chart of Serial Vs Parallel communication**

Transmission modes

# Need for synchronization

Whenever an electronic device transmits digital information to another electronic device. There must certain link establish between the two devices, that is the receiving device must have some way of knowing where each data unit begins and where it ends.

- So there are two types of synchronization
- 1. Synchronous
- 2. Asynchronous
- In digital electronics, both Synchronous and Asynchronous Transmission are the type of serial data transmission in which data is transmitted between sender and receiver.

### Synchronous transmission

Synchronous simply means that the communications happen in real time, with all parties engaged simultaneously. Here the data is sent in the form of blocks.

#### **Characteristics of synchronous communication:**

- There are no spaces (gaps) in between characters being sent.
- Timing is provided between devices sender and receiver.
- Special 'syn' characters goes before the data being sent, this includes the timing functions.
- It is more efficient and more reliable to transmit large amount of data.
- Examples of synchronous transmissions:
  - Chatrooms
  - Video conferencing
  - Telephonic conversations



#### Synchronous Transmission

#### Asynchronous transmission

In Asynchronous Transmission, data is sent in form of byte or character. In this transmission start bits and stop bits are added with data. It does not require synchronization. For asynchronous transmission start bit is used to identify the beginning of transmission and stop bit to identify the end of transmission.

#### **Characteristics of Asynchronous Transmission**

- Each byte is added with start and stop bits, this is called framing.
- There may be gaps or spaces in between characters.

#### **Examples of Asynchronous Transmission**

- ➤ Emails
- ➤ Radios
- > Televisions



Points of comparison	Synchronous transmission	Asynchronous transmission
Definition	Transmits data in the form of blocks	Transmits one byte at a time
Speed of transmission	Quick	slow
cost	Expensive	Less cost
Time interval	constant	Random
Gaps between data	Does not exist	Gaps are introduced
examples	Teleconference, videoconference, chatrooms	Emails, letters etc

#### Difference between synchronous and asynchronous

# UNIVERSAL SYNCHRONOUS & ASYNCHRONUS TRANSMITTER AND RECEIVER (USART) - 8251 IC

It is sometimes called the programmable Communications Interface (PCI). It is an IC which converts the parallel data to serial data and serial data to parallel data. It supports both synchronous and Asynchronous data transmission. Synchronous operation uses a clock and data line while there is no separate clock accompanying the data for Asynchronous transmission.

# Features of 8251 USART:

- 1. 8251 IC is defined as USART for serial communication.
- 2. Programmable IC designed for synchronous /asynchronous serial data communication.
- 3. Receives parallel data from CPU (processor) converts in to serial data after conversion.
- 4. It also receives serial data from outside and coverts in to parallel data to the CPU (processor) after conversion.
- 5. It has built-in Baud rate generator
- 6. It allows full duplex transmission
- 7. It provides error detection logic, which detects parity, overrun and framing errors.
- 8. It has 28 pins; DIP package is available



The above Fig shows the block diagram of 8251A. It has five sections.

- I. Read/Write Control logic
- 2. Data Bus Buffer
- 3. Transmitter Section
- 4. Receiver Section
- 5. Modem Control
- The Read/Write control logic determines the functions of the chip according to the control word in its register and monitors the data flow. The Data Bus Buffer transfers the control word/status information between the chip and CPU.

The Transmitter section converts the parallel word received from CPU to serial bits and transmits over T xD line to peripherals. The Receiver section receives the serial bits from the peripheral, converts them in to parallel word and transfers to the CPU. The Modem Control section extends the data communication through any Modem over telephone lines

**Data bus buffer:** This data bus buffer is used to write the command, status or data from or to the 8251.

**<u>Read/Write control logic</u>**: Interfaces the 8251 with the Microprocessor, determines the function of the chip according to the control word in the control register and monitors the data flow.

- CS Chip Select : When signal goes low, the 8251A is selected by the MPU for communication.
- C/D Control/Data : When signal is high, the control or status register is addressed; when it is low, data buffer is addressed. (Control register & status register are differentiated by WR and RD signals)
- WR : When signal is low, the MPU either writes in the control register or sends output to the data buffer.
- RD : When signal goes low, the MPU either reads a status from the status register or accepts data from data buffer.
- RESET : A high on this signal reset 8252A & forces it into the idle mode.
- CLK : Clock input, usually connected to the system clock for communication with the microprocessor.

# Transmit buffer –

This block is used for parallel to serial converter that receives a parallel byte for conversion into serial signal and further transmission onto the common channel.

• **TXD:** It is an output signal, if its value is one, means transmitter will transmit the data.

#### Transmit control –

This block is used to control the data transmission with the help of following pins:

- **TXRDY:** It means transmitter is ready to transmit data character.
- **TXEMPTY:** An output signal which indicates that TXEMPTY pin has transmitted all the data characters and transmitter is empty now.
- **TXC:** An active-low input pin which controls the data transmission rate of transmitted data.

## **Receive buffer** –

This block receives the serial data and converts it to parallel data.

• **RXD:** An input signal which receives the data.

# **Receive control** –

This block controls the receiving data.

- **RXRDY:** An input signal indicates that it is ready to receive the data.
- **RXC:** An active-low input signal which controls the data transmission rate of received data.
- SYNDET/BD:
- During asynchronous mode, the signal SYNDET/BRKDET will indicate the break in the data transmission.
- During synchronous mode, the signal SYNDET/BRKDET will indicate the reception of synchronous character.

# Modem control:

- The MODEM control unit allows to interface a MODEM to 8251A and to establish data communication through MODEM over telephone lines.
- A device converts analog signals to digital signals and vice-versa and helps the computers to communicate over telephone lines or cable wires. The following are active-low pins of Modem.

**DSR: Data Set Ready signal**, This signal when low indicates Modem is ready for communication

**DTR: Data terminal Ready signal**, this signal when low indicates terminal equipment is ready for communication.

**CTS: clear to send,** this signal when high indicates that DTE has data and ready to transmit the data to Modem

**RTS: Request to send**, this signal when low indicates that the DCE is free and can receive the data now for DTE.

**DTE (DATA TERMINALEQUIPMENT):** It includes any unit that functions either as source or destination for binary digital data.

**DCE** (**Data communication equipment):** it includes any circuit that transmits and receive the data in the form or analog or digital signal.

#### **OPERATING MODE OF 8251**

To communicate with 8251A.t he CPU has to inform the details about mode, baud rate, stop bits, parity bit etc., to USART. This is done by a set of control words. The CPU must check the status (ready) of the peripheral by reading the status register. The control words are divided in to two formats.

#### Mode word

The Mode word specifies the general characteristics of operation such as baud, parity, number of stop bits.

#### Mode Word



- The format can be considered as four 2-bit fields. The first 2-bit field (D<sub>1</sub>-D<sub>0</sub>) determines whether the USART is to operate in the synchronous (00) or asynchronous mode.
- In the asychronous mode, this field determines the division factor for clock to decide the baud rate. For example, if D<sub>1</sub> and D<sub>0</sub> are both ones, the RxC and TxC will be divided to generate the baudrate(Bits per second)

- The second 2-bit field (D<sub>3</sub>-D<sub>2</sub>) determines number of data bits in one character. With this 2-bit field we can set character length from 5-bits to 8 bits.
- The third 2-bit field, (D<sub>5</sub>-D<sub>4</sub>), controls the parity generation. The parity bit is added to the data bits only if parity is enabled.

The last field,  $(D_7-D_6)$ , has two meanings depending on whether operation is to be in the synchronous or asynchronous mode. For asynchronous mode, (i.e.  $D_1D_0 \neq 00$ ), it controls the number of STOP bits to be transmitted with the character. In synchronous mode, (i.e.  $D_1D_0 = 00$ ) this field controls the synchronizing process. It decides whether to transmit single synchronizing character or two synchronizing characters